Thermal characterization of overmolded underfill materials for stacked chip scale packages

被引:9
作者
He, Y [1 ]
机构
[1] Intel Corp, Assembly Mat Characterizat Lab, Chandler, AZ 85226 USA
关键词
thermal characterization; underfill materials; SCSP;
D O I
10.1016/j.tca.2005.02.020
中图分类号
O414.1 [热力学];
学科分类号
摘要
Stacked chip scale package (SCSP) is a new electronic packaging technology for non-CPU products, such as hand-held computing and communication devices. In this technology, one or more wire-bonded silicon chips are stacked on top of another flipped silicon chip, and an overmolded underfill encapsulant is used to both encapsulate and underfill the wire-bonded chip and the flip chip in a single process. In this paper, the cure behavior, thermal stability, filler content, and thermomechanical properties of five overmolded underfill materials have been studied using DSC, TGA, TMA, and DMA. Results showed that there is a strong correlation between thermomechanical properties and the filler content of the material. Based on measured thermomechanical properties, a "figure-of-merit" approach was used to estimate the thermal stress induced in the package upon cooling. Results showed that an OMUF material with a low T-g, low coefficient of thermal expansion (CTE), and low modulus can effectively reduce the package thermal stress. The reliability results are in good agreement with the predictions based on thermal stress estimation. (c) 2005 Elsevier B.V. All rights reserved.
引用
收藏
页码:98 / 104
页数:7
相关论文
共 17 条
[1]  
ASHBY MF, 1980, ENG MAT, V1, P31
[2]   THERMOMECHANICAL PROPERTIES OF IC MOLDING COMPOUNDS [J].
BAIR, HE ;
BOYLE, DJ ;
RYAN, JT ;
TAYLOR, CR ;
TIGHE, SC ;
CROUTHAMEL, DL .
POLYMER ENGINEERING AND SCIENCE, 1990, 30 (10) :609-617
[3]  
CHEE CK, 2002, P GLOBALTRONICS TECH, P47
[4]   SOLID LOGIC TECHNOLOGY - VERSATILE HIGH-PERFORMANCE MICROELECTRONICS [J].
DAVIS, EM ;
HARDING, WE ;
SCHWARTZ, RS ;
CORNING, JJ .
IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1964, 8 (02) :102-&
[5]   Packages go vertical [J].
Goldstein, H .
IEEE SPECTRUM, 2001, 38 (08) :46-+
[6]  
HALK DR, 1997, SURF MOUNT TECHN SEP, P54
[7]  
Lau J. H., 1999, CHIP SCALE PACKAGE
[8]  
Lau J. H., 1995, FLIP CHIP TECHNOLOGI
[9]  
LEBONHEUR V, 2001, INTEL ASSEMBLY TEST, V4, P278
[10]  
LIU F, 2001, P 2001 IEEE EL COMP, P285