A novel planarization process for polysilicon sacrificial layers in a micro-thermal system

被引:2
作者
Chen, HR
Gau, C [1 ]
Dai, BT
Tsai, MS
机构
[1] Natl Cheng Kung Univ, Inst Aeronaut & Astronaut, Tainan 70101, Taiwan
[2] Natl Nano Device Lab, Hsinchu 30050, Taiwan
关键词
planarization process; CMP;
D O I
10.1016/j.sna.2003.04.002
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The objective of this study is to solve the difficulties encountered during planarization and etching of a polysilicon film that is deposited and used as a sacrificial layer in an oxide structure in a micro-thermal system such as a micro-channel device as mentioned in the previous paper. This polysilicon film has a relatively wide and deep ditch. Two different chemical-mechanical-polishing (CMP) processes that have been used to flatten the polysilicon-made sacrificial layer will be presented and the results are not very successful. A novel planarization technique using wet etch process is developed which has been shown to be able to flatten very effectively a surface with wide and deep ditch. (C) 2003 Elsevier B.V. All rights reserved.
引用
收藏
页码:86 / 90
页数:5
相关论文
共 6 条
[1]  
CHAN ACK, 1999, IEEE EL DEV M, P38
[2]  
CHANG CY, 1996, ULSI TECHNOLOGY, P424
[3]  
CHEN HR, 2001, THESIS NATL CHENG KU, P43
[4]  
HSIEH JJ, 1989, P IEEE VLSI MULT INT, P411
[5]   MODELING OF CHEMICAL-MECHANICAL POLISHING - A REVIEW [J].
NANZ, G ;
CAMILLETTI, LE .
IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 1995, 8 (04) :382-389
[6]  
SCHNAKENBERG U, 1991, INT C SOL STAT SENS, P815