Modeling and analysis of fault tolerant multistage interconnection networks

被引:11
作者
Choi, M [1 ]
Park, N
Lombardi, F
机构
[1] Univ Missouri, Dept Elect & Comp Engn, Rolla, MO 65409 USA
[2] Oklahoma State Univ, Dept Comp Sci, Stillwater, OK 74078 USA
[3] Northeastern Univ, Dept Elect & Comp Engn, Boston, MA 02115 USA
关键词
concurrent fault detection; diagnosis; instrumentation; multistage interconnection network (MIN); performance analysis; sensor networks;
D O I
10.1109/TIM.2003.817906
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Performance and reliability are two of the most crucial issues in today's high-performance instrumentation and measurement systems. High speed and compact density multistage interconnection networks (MINs) are widely-used subsystems in different applications. New performance models are proposed to evaluate a novel fault tolerant MIN arrangement, thereby assuring performance and reliability with high confidence level. A concurrent fault detection and recovery scheme for MINs is considered by rerouting over redundant interconnection links under stringent real-time constraints for digital instrumentation as sensor networks. A switch architecture for concurrent testing and diagnosis is proposed. New performance models are developed and used to evaluate the compound effect of fault tolerant operation (inclusive of testing, diagnosis, and recovery) on the overall throughput and delay. Results are shown for single transient and permanent stuck-at faults on links and storage units in the switching elements. It is shown that performance degradation due to fault tolerance is graceful while performance degradation without fault recovery is unacceptable.
引用
收藏
页码:1509 / 1519
页数:11
相关论文
共 26 条
[1]   A fault-tolerance strategy for an FPGA-based multi-stage interconnection network in a multi-sensor system for space application [J].
Alderighi, M ;
Casini, F ;
D'Angelo, S ;
Salvi, D ;
Sechi, GR .
2001 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2001, :191-199
[2]  
[Anonymous], 2020, PROCESSES, DOI DOI 10.31891/2219-9365
[3]  
BHUYAN LN, 1989, P ICCP
[4]  
FALAVARJANI KM, 1981, P FTCS, P209
[5]   Tolerating multiple faults in multistage interconnection networks with minimal extra stages [J].
Fan, CC ;
Bruck, J .
IEEE TRANSACTIONS ON COMPUTERS, 2000, 49 (09) :998-1004
[6]   FAULT-DIAGNOSIS FOR A CLASS OF MULTISTAGE INTERCONNECTION NETWORKS [J].
FENG, TY ;
WU, CL .
IEEE TRANSACTIONS ON COMPUTERS, 1981, 30 (10) :743-758
[7]  
Figueiredo MA, 1999, COMPUTER, V32, P115
[8]  
FUCHS WK, 1983, P 10 ANN S COMP ARCH, P309
[9]   Two nondeterministic event building methods derived from the Barrel Shifter [J].
Harangozo, G .
30TH ANNUAL SIMULATION SYMPOSIUM, PROCEEDINGS, 1997, :137-144
[10]   Optical beam direction compensating system for board-to-board free space optical interconnection in high-capacity ATM switch [J].
Hirabayashi, K ;
Yamamoto, T ;
Hino, S ;
Kohama, Y ;
Tateno, K .
JOURNAL OF LIGHTWAVE TECHNOLOGY, 1997, 15 (05) :874-882