Automatic synthesis of extended burst-mode circuits: Part II (automatic synthesis)

被引:23
作者
Yun, KY [1 ]
Dill, DL
机构
[1] Univ Calif San Diego, Dept Elect & Comp Engn, La Jolla, CA 92093 USA
[2] Stanford Univ, Dept Comp Sci, Stanford, CA 94305 USA
基金
美国国家科学基金会;
关键词
asynchronous controller; automatic synthesis; extended burst-mode;
D O I
10.1109/43.743715
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We introduce a new design style called extended burst-mode. The extended burst-mode design style covers a,vide spectrum of sequential circuits ranging from delay-insensitive to synchronous. We can synthesize multiple-input change asynchronous finite state machines and many circuits that fall in the gray area (hard to classify as synchronous or asynchronous) which are difficult or impossible to synthesize automatically using existing methods. Our implementation of extended burst-mode machines uses standard CMOS logic, generates low-latency outputs, and guarantees freedom from hazards at the gate level, In Part II, we present a complete set of automated sequential synthesis algorithms: hazard-free state assignment, hazard-free state minimization, and critical-race-free state encoding. Experimental data from a large set of examples are presented and compared to competing methods whenever possible.
引用
收藏
页码:118 / 132
页数:15
相关论文
共 23 条
[1]   Timing analysis for extended burst-mode circuits [J].
Chakraborty, S ;
Dill, DL ;
Yun, KY ;
Chang, KY .
THIRD INTERNATIONAL SYMPOSIUM ON ADVANCED RESEARCH IN ASYNCHRONOUS CIRCUITS AND SYSTEMS, PROCEEDINGS, 1997, :101-111
[2]  
Cortadella J, 1997, IEICE T INF SYST, VE80D, P315
[3]  
FUHRER RM, 1995, P INT C COMP AID DES, P604
[4]   SYNTHESIS OF HAZARD-FREE ASYNCHRONOUS CIRCUITS WITH BOUNDED WIRE DELAYS [J].
LAVAGNO, L ;
KEUTZER, K ;
SANGIOVANNIVINCENTELLI, AL .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1995, 14 (01) :61-86
[5]  
MANEATIS J, 1992, COMMUNICATION
[6]   DESIGNING AN ASYNCHRONOUS COMMUNICATIONS CHIP [J].
MARSHALL, A ;
COATES, B ;
SIEGEL, P .
IEEE DESIGN & TEST OF COMPUTERS, 1994, 11 (02) :8-21
[7]  
McCluskey E.J., 1986, LOGIC DESIGN PRINCIP
[8]  
Myers C. J., 1993, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, V1, P106, DOI 10.1109/92.238425
[9]   EXACT 2-LEVEL MINIMIZATION OF HAZARD-FREE LOGIC WITH MULTIPLE-INPUT CHANGES [J].
NOWICK, SM ;
DILL, DL .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1995, 14 (08) :986-997
[10]  
NOWICK SM, 1994, PR IEEE COMP DESIGN, P434, DOI 10.1109/ICCD.1994.331945