共 23 条
[1]
Timing analysis for extended burst-mode circuits
[J].
THIRD INTERNATIONAL SYMPOSIUM ON ADVANCED RESEARCH IN ASYNCHRONOUS CIRCUITS AND SYSTEMS, PROCEEDINGS,
1997,
:101-111
[2]
Cortadella J, 1997, IEICE T INF SYST, VE80D, P315
[3]
FUHRER RM, 1995, P INT C COMP AID DES, P604
[5]
MANEATIS J, 1992, COMMUNICATION
[6]
DESIGNING AN ASYNCHRONOUS COMMUNICATIONS CHIP
[J].
IEEE DESIGN & TEST OF COMPUTERS,
1994, 11 (02)
:8-21
[7]
McCluskey E.J., 1986, LOGIC DESIGN PRINCIP
[8]
Myers C. J., 1993, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, V1, P106, DOI 10.1109/92.238425
[10]
NOWICK SM, 1994, PR IEEE COMP DESIGN, P434, DOI 10.1109/ICCD.1994.331945