A micropower programmable DSP using approximate signal processing based on distributed arithmetic

被引:34
作者
Amirtharajah, R [1 ]
Chandrakasan, AP
机构
[1] Univ Calif Davis, Dept Elect & Comp Engn, Davis, CA 95616 USA
[2] MIT, Dept Elect Engn & Comp Sci, Cambridge, MA 02139 USA
关键词
digital signal processing (DSP); distributed arithmetic; energy scavenging; low power;
D O I
10.1109/JSSC.2003.821774
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A recent trend in low-power design has been the employment of reduced precision processing methods for decreasing arithmetic activity and average power dissipation. Such designs can trade off power and arithmetic precision as system requirements change. This work explores the potential of distributed arithmetic (DA) computation structures for low-power precision-on-demand computation. We present an ultralow-power DSP which uses variable precision arithmetic, low-voltage circuits, and conditional clocks to implement a biomedical detection and classification algorithm using only 560 nW. Low energy consumption enables self-powered operation using ambient mechanical vibrations, converted to electric energy by a MEMS transducer and accompanying power electronics. The MEMS energy scavenging system is estimated to deliver 4.3 to 5.6 muW of power to the DSP load.
引用
收藏
页码:337 / 347
页数:11
相关论文
共 24 条
[1]  
AMIRTHARAJAH R, 2000, IEEE INT SOL STAT CI, P362
[2]  
Chandrakasan A.P., 1995, Low Power Digital CMOS Design
[3]   ENERGY-CONSUMPTION MODELING AND OPTIMIZATION FOR SRAMS [J].
EVANS, RJ ;
FRANZON, PD .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (05) :571-579
[4]   A 1.1-V 270-μA mixed-signal hearing aid chip [J].
Gata, DG ;
Sjursen, W ;
Hochschild, JR ;
Fattaruso, JW ;
Fang, LY ;
Iannelli, GR ;
Jiang, ZN ;
Branch, CM ;
Holmes, JA ;
Skorcz, ML ;
Petilli, EM ;
Chen, SY ;
Wakeman, G ;
Preves, DA ;
Severin, WA .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (12) :1670-1678
[5]   An energy/security scalable encryption processor using an embedded variable voltage DC/DC converter [J].
Goodman, J ;
Dancy, AP ;
Chandrakasan, AP .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (11) :1799-1809
[6]   Dual-threshold voltage techniques for low-power digital circuits [J].
Kao, JT ;
Chandrakasan, AP .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (07) :1009-1018
[7]   ARCHITECTURAL POWER ANALYSIS - THE DUAL BIT TYPE METHOD [J].
LANDMAN, PE ;
RABAEY, JM .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1995, 3 (02) :173-187
[8]  
Larsson P, 1997, 1997 SYMPOSIUM ON VLSI CIRCUITS, P123, DOI 10.1109/VLSIC.1997.623838
[9]   Low-power digital filtering using approximate processing [J].
Ludwig, JT ;
Nawab, SH ;
Chandrakasan, AP .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (03) :395-400
[10]   Vibration-to-electric energy conversion [J].
Meninger, S ;
Mur-Miranda, JO ;
Amirtharajah, R ;
Chandrakasan, AP ;
Lang, JH .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2001, 9 (01) :64-76