Spectral shaping of circuit errors in digital-to-analog converters

被引:156
作者
Galton, I
机构
[1] Department of Electrical and Computer Engineering, University of California, San Diego, San Diego
来源
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING | 1997年 / 44卷 / 10期
关键词
ADC; analog-to-digital; DAC; data converter; delta-sigma; digital-to-analog; mismatch shaping; noise-shaping; sigma-delta;
D O I
10.1109/82.633435
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Recently, various multibit noise-shaping digital-to-analog converters (DAC's) have been proposed that use digital signal processing techniques to cause the DAC noise arising from analog component mismatches to be spectrally shaped. Such DAC's have the potential to significantly increase the present precision limits of Delta Sigma data converters by eliminating the need for one-bit quantization in delta-sigma modulators, This paper extends the practicality of the noise-shaping DAC approach by presenting a general noise-shaping DAC architecture along with two special-case configurations that achieve first-and second-order noise-shaping, respectively, The second-order DAC configuration, in particular, is the least complex of those currently known to the author, Additionally, the paper provides a rigorous explanation of the apparent paradox of how the DAC noise can be spectrally shaped even though the sources of the DAC noise-the errors introduced by the analog circuitry-are not known to the noise-shaping algorithm.
引用
收藏
页码:808 / 817
页数:10
相关论文
共 23 条
[1]  
Adams R. W., 1995, U.S. Patent, Patent No. 5404142
[2]  
ALEXANDER MA, 1994, ISSCC DIG TECH PAP I, V37, P190, DOI 10.1109/ISSCC.1994.344675
[3]   Linearity enhancement of multibit Delta Sigma and D/A converters using data weighted averaging [J].
Baird, RT ;
Fiez, TS .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1995, 42 (12) :753-762
[4]  
BRANDT BB, 1991, IEEE J SOLID STATE C, V26
[5]   A NOISE-SHAPING CODER TOPOLOGY FOR 15+ BIT CONVERTERS [J].
CARLEY, LR .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1989, 24 (02) :267-273
[6]  
CARLEY LR, 1988, IEEE P CICC
[7]   A HIGHER-ORDER TOPOLOGY FOR INTERPOLATIVE MODULATORS FOR OVERSAMPLING A/D CONVERTERS [J].
CHAO, KCH ;
NADEEM, S ;
LEE, WL ;
SODINI, CG .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1990, 37 (03) :309-318
[8]   A HIGH-RESOLUTION MULTIBIT SIGMA-DELTA MODULATOR WITH INDIVIDUAL-LEVEL AVERAGING [J].
CHEN, F ;
LEUNG, BH .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (04) :453-460
[9]   HIGH-FREQUENCY CMOS SWITCHED-CAPACITOR FILTERS FOR COMMUNICATIONS APPLICATION [J].
CHOI, TC ;
KANESHIRO, RT ;
BRODERSEN, RW ;
GRAY, PR ;
JETT, WB ;
WILCOX, M .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1983, 18 (06) :652-664
[10]  
GALTON I, 1996, P IEEE INT S CIRC SY, V1, P441