Power comparison between high-speed electrical and optical interconnects for interchip communication

被引:132
作者
Cho, H [1 ]
Kapur, P [1 ]
Saraswat, KC [1 ]
机构
[1] Stanford Univ, Dept Elect Engn, Stanford, CA 94305 USA
关键词
dielectric and skin effect attenuation; electrical interconnect; equalization; interchip communication; modulator; noise modeling; optical interconnect; power comparison; power modeling; simultaneous bidirectional signaling; transimpedance amplifier;
D O I
10.1109/JLT.2004.833531
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
An I/O bandwidth commensurate with a dramatically increasing on-chip computational capability is highly desirable. Achieving this goal using board-level copper interconnects in the future will become increasingly challenging owing to severe increase in high-frequency, skin-effect and dielectric loss, noise due to crosstalk, impedance mismatch, and package reflections. The solutions designed to overcome these deleterious effects require complex signal processing at the interconnect endpoints, which results in a larger power and area requirement. Optical interconnects offer a powerful alternative, potentially at a lower power. Prior work in comparing the two technologies has entailed overly simplified assumptions pertaining to either the optical or the electrical system. In this paper, we draw a more realistic power comparison with respect to the relevant parameters such as bandwidth, interconnect length and bit error rate (BER) by capturing the essential complexity in both types of interconnect systems. At the same time, we preserve the simplicity by using mostly analytical models, verified by SPICE simulations where possible. We also identify critical device and system parameters, which have a large effect on power dissipation in each type of interconnect, while quantifying the severity of their impact. For optical interconnect, these parameters are detector and modulator capacitance, responsivity, coupling efficiency and modulator type; whereas, in the case of electrical system, the critical parameters include receiver sensitivity/offset and impedance mismatch. Toward this end, we first present an optimization scheme to minimize optical interconnect power and quantify its performance as a function of future technology nodes. Next, on the electrical interconnect side, we examine the power dissipation of a state-of-the-art electrical interconnect, which uses simultaneous bidirectional signaling with transmitter equalization and on-chip noise cancellation. Finally, we draw extensive comparisons between optical and electrical interconnects. As an example, for bandwidth of 6 Gb/s at 100 nm technology node, lengths greater than the critical length of about 43 cm yields lower power in optical interconnects. This length becomes lower (making optics more favorable) with higher data rates and lower bit error rate requirement.
引用
收藏
页码:2021 / 2033
页数:13
相关论文
共 35 条
  • [1] A 2-Gbaud 0.7-V swing voltage-mode driver and on-chip terminator for high-speed NRZ data transmission
    Ahn, G
    Jeong, DK
    Kim, G
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (06) : 915 - 918
  • [2] Bakoglu H., 1990, CIRCUITS INTERCONNEC
  • [3] An accurate and efficient analysis method for multi-Gb/s chip-to-chip signaling schemes
    Casper, BK
    Haycock, M
    Mooney, R
    [J]. 2002 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2002, : 54 - 57
  • [4] A 0.4-4-Gb/s CMOS quad transceiver cell using on-chip regulated dual-loop PLLs
    Chang, KYK
    Wei, J
    Huang, C
    Li, S
    Donnelly, K
    Horowitz, M
    Li, YX
    Sidiropoulos, S
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (05) : 747 - 754
  • [5] Fully embedded board-level guided-wave optoelectronic interconnects
    Chen, RT
    Lin, L
    Choi, C
    Liu, YJJ
    Bihari, B
    Wu, L
    Tang, SN
    Wickman, R
    Picor, B
    Hibbs-Brenner, MK
    Bristow, J
    Liu, YS
    [J]. PROCEEDINGS OF THE IEEE, 2000, 88 (06) : 780 - 793
  • [6] Dally W, 2008, DIGITAL SYSTEMS ENG
  • [7] DLALY WJ, 1997, IEEE MICRO, P48
  • [8] ESENER SC, 2001, INT ELECT DEVICES M
  • [9] COMPARISON BETWEEN OPTICAL AND ELECTRICAL INTERCONNECTS BASED ON POWER AND SPEED CONSIDERATIONS
    FELDMAN, MR
    ESENER, SC
    GUEST, CC
    LEE, SH
    [J]. APPLIED OPTICS, 1988, 27 (09): : 1742 - 1751
  • [10] Efficient on-chip global interconnects
    Ho, R
    Mai, K
    Horowitz, M
    [J]. 2003 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2003, : 271 - 274