共 9 条
[2]
Han JP, 1999, INTEGR FERROELECTR, V27, P1053
[3]
Ishiwara H., 2001, J. Semicond. Technol. Sci., V1, P1, DOI DOI 10.1109/DRC.1999.806306
[7]
*SEM IND ASS, 1999, NAT TECHN ROADM SEM
[8]
SUMI T, 1994, ISSCC, P268
[9]
Analysis and improvement of retention time of memorized state of metal-ferroelectric-insulator-semiconductor structure for ferroelectric gate FET memory
[J].
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS,
2001, 40 (4B)
:2923-2927