Link-time optimization of ARM binaries

被引:11
作者
De Bus, B [1 ]
De Sutter, B [1 ]
Van Put, L [1 ]
Chanet, D [1 ]
De Bosschere, K [1 ]
机构
[1] Univ Ghent, Elect & Informat Syst Dept, B-9000 Ghent, Belgium
关键词
experimentation; performance; compaction; linker; optimization;
D O I
10.1145/998300.997194
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
The overhead in terms of code size, power consumption and execution time caused by the use of precompiled libraries and separate compilation is often unacceptable in the embedded world, where real-time constraints, battery life-time and production costs are of critical importance. In this paper we present our link-time optimizer for the ARM architecture. We discuss how we can deal with the peculiarities of the ARM architecture related to its visible program counter and how the introduced overhead can be eliminated to a large extent. Our link-time optimizer is evaluated in two tool chains. In the Arm Developer Suite tool chain, average code size reductions with 14.6% are achieved, while execution time is reduced with 8.3% on average, and energy consumption with 7.3%. On binaries from the GCC tool chain the average code size reduction is 16.6%, execution time is reduced with 12.3% and the energy consumption with 11.5% on average. Finally, we show how the incorporation of link-time optimization in tool chains may influence library interface design.
引用
收藏
页码:211 / 220
页数:10
相关论文
共 11 条
[1]   SimpleScalar: An infrastructure for computer system modeling [J].
Austin, T ;
Larson, E ;
Ernst, D .
COMPUTER, 2002, 35 (02) :59-+
[2]   Post-pass compaction techniques [J].
De Bus, B ;
Kästner, D ;
Chanet, D ;
Van Put, L ;
De Sutter, B .
COMMUNICATIONS OF THE ACM, 2003, 46 (08) :41-46
[3]  
De Sutter B, 2000, PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, VOLS I-V, P1013
[4]   Compiler techniques for code compaction [J].
Debray, SK ;
Evans, W ;
Muth, R ;
De Sutter, B .
ACM TRANSACTIONS ON PROGRAMMING LANGUAGES AND SYSTEMS, 2000, 22 (02) :378-415
[5]  
DESUTTER B, 2001, P ACM SIGPLAN WORKSH, P29
[6]  
Furber S., 1996, ARM SYSTEM ARCHITECT
[7]   Optimization opportunities created by global data reordering [J].
Haber, G ;
Klausner, M ;
Eisenberg, V ;
Mendelson, B ;
Gurevich, M .
CGO 2003: INTERNATIONAL SYMPOSIUM ON CODE GENERATION AND OPTIMIZATION, 2003, :228-237
[8]  
Muth R, 2001, SOFTWARE PRACT EXPER, V31, P67, DOI 10.1002/1097-024X(200101)31:1<67::AID-SPE357>3.0.CO
[9]  
2-A
[10]  
*RISC MACH LTD, 1995, ARM INTR THUMB, P3