Enhanced injection in n++-poly/SiOx/SiO2/p-sub MOS capacitors for low-voltage nonvolatile memory applications:: Experiment

被引:10
作者
Irrera, F
Russo, F
机构
[1] Univ Rome La Sapienza, Dipartimento Ingn Elettr, Rome, Italy
[2] Texas Instruments, Avezzano, AQ, Italy
关键词
charge injection; MOS devices; nonvolatile memory; semiconductor device reliability; stress measurements; tunneling;
D O I
10.1109/16.808071
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, n(++)-poly/SiOx/SiO2/p-sub capacitors with enhanced electron injection under substrate accumulation are extensively studied. First, systematic investigation of the role of technology parameters in the PECVD deposition of the SiOx films is presented, In particular, the effect of the silane dilution parameter on the device performance is investigated and the SiOx film optimized in terms of reliability and electron injection enhancement. Then, investigation of the electrical behavior of n(++)-poly/SiOx/SiO2/p-sub MOS capacitors is presented. As a result, a picture of the space defect distribution in the SiOx films is proposed, In SiOx films, a relevant density of trapped charge adds to ionized impurities. In particular, the net charge is negative in the bulk of the dielectric, indicating that trapped electrons exceed all the other charge contributions. The space distribution of defects is strongly nonuniform and has the maximum in the vicinity of the SiOx/SiO2 interface, After de current stress, the devices undergo electrical degradation, the dominant mechanism of degradation being the creation of interface hole traps. The trap generation model is based on the release of hydrogen and pairs generation in the SiOx films, The time-scale of trap filling during the stress is tens of seconds, which suggests that the stress-induced traps are deep in the energy gap.
引用
收藏
页码:2315 / 2322
页数:8
相关论文
共 14 条
[1]   ON THE HOT-CARRIER-INDUCED POSTSTRESS INTERFACE-TRAP GENERATION IN N-CHANNEL MOS-TRANSISTORS [J].
BELLENS, R ;
DESCHRIJVER, E ;
VANDENBOSCH, G ;
HEREMANS, P ;
MAES, HE ;
GROESENEKEN, G .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1994, 41 (03) :413-419
[2]   Charge trap generation in LPCVD oxides under high field stressing [J].
Bhat, N ;
Apte, PP ;
Saraswat, KC .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1996, 43 (04) :554-560
[3]   Interface trap generation by FN injection under dynamic oxide field stress [J].
Chen, TP ;
Li, S ;
Fung, S ;
Lo, KF .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1998, 45 (09) :1920-1926
[4]   Defect production, degradation, and breakdown of silicon dioxide films [J].
Dimaria, DJ .
SOLID-STATE ELECTRONICS, 1997, 41 (07) :957-965
[5]   OPTIMIZED SILICON-RICH OXIDE (SRO) DEPOSITION PROCESS FOR 5-V-ONLY FLASH EEPROM APPLICATIONS [J].
DORI, L ;
ACOVIC, A ;
DIMARIA, DJ ;
HSU, CH .
IEEE ELECTRON DEVICE LETTERS, 1993, 14 (06) :283-285
[6]  
IRRERA F, IN PRESS IEEE T ELEC
[7]   Room-temperature visible photoluminescence from silicon-rich oxide layers deposited by an electron cyclotron resonance plasma source [J].
Kim, K ;
Suh, MS ;
Kim, TS ;
Youn, CJ ;
Suh, EK ;
Shin, YJ ;
Lee, KB ;
Lee, HJ ;
An, MH ;
Lee, HJ ;
Ryu, H .
APPLIED PHYSICS LETTERS, 1996, 69 (25) :3908-3910
[8]   Enhanced tunneling characteristics of PECVD silicon-rich-oxide (SRO) for the application in low voltage flash EEPROM [J].
Lin, CJ ;
Hsu, CCH ;
Chen, HH ;
Hong, G ;
Lu, LS .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1996, 43 (11) :2021-2023
[9]   LOW-PRESSURE CHEMICAL-VAPOR-DEPOSITED SILICON-RICH OXIDES FOR NONVOLATILE MEMORY APPLICATIONS [J].
MAITI, B ;
LEE, JC .
IEEE ELECTRON DEVICE LETTERS, 1992, 13 (12) :624-626
[10]  
Montgomery D. C., 1991, DESIGN ANAL EXPT