Control of photocorrosion in the copper damascene process

被引:44
作者
Homma, Y [1 ]
Kondo, S
Sakuma, N
Hinode, K
Noguchi, J
Ohashi, N
Yamaguchi, H
Owada, N
机构
[1] Hitachi Ltd, Cent Res Lab, Tokyo 1858601, Japan
[2] Hitachi Ltd, Device Dev Ctr, Tokyo 1980023, Japan
关键词
Copper - Diffusion in solids - Electrochemical electrodes - Integrated circuit manufacture - Lighting - Polishing - ULSI circuits;
D O I
10.1149/1.1393335
中图分类号
O646 [电化学、电解、磁化学];
学科分类号
081704 ;
摘要
Since chemical mechanical polishing for damascene processes producing copper interconnections is a wet-chemical treatment, corrosion control is indispensable. In addition to ordinary corrosion due to chemical and galvanic reactions with slurries, a new type of corrosion, pattern-specific corrosion, was found. It was clarified to be a kind of anodic corrosion observed only when the damascene process was used to make copper interconnections for active devices, occurring after the metal polishing is completed and the electrodes are electrically separated from each other A positive potential is generated on the copper electrodes connected to the p(+)-diffused region against that connected to the n(+)-diffused region of a p-n junction when the fabrication is carried out in a light environment. The positively biased electrodes corrode quickly, especially in diluted rather than undiluted slurries, resulting in pattern-specific photocorrosion. Less corrosive slurries, especially in diluted state, or corrosion-preventing cleaning methods are therefore needed. (C) 2000 The Electrochemical Society. S0013-4651(99)06-039-5. All rights reserved.
引用
收藏
页码:1193 / 1198
页数:6
相关论文
共 11 条
[1]  
BEVERINA A, 1999, EL SOC EL SOC JAP M
[2]   COPPER CORROSION WITH AND WITHOUT INHIBITORS [J].
BRUSIC, V ;
FRISCH, MA ;
ELDRIDGE, BN ;
NOVAK, FP ;
KAUFMAN, FB ;
RUSH, BM ;
FRANKEL, GS .
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1991, 138 (08) :2253-2259
[3]   Full copper wiring in a sub-0.25 μm CMOS ULSI technology [J].
Edelstein, D ;
Heidenreich, J ;
Goldblatt, R ;
Cote, W ;
Uzoh, C ;
Lustig, N ;
Roper, P ;
McDevitt, T ;
Motsiff, W ;
Simon, A ;
Dukovic, J ;
Wachnik, R ;
Rathore, H ;
Schulz, R ;
Su, L ;
Luce, S ;
Slattery, J .
INTERNATIONAL ELECTRON DEVICES MEETING - 1997, TECHNICAL DIGEST, 1997, :773-776
[4]   A 0.2-μm bipolar-CMOS technology on bonded SOI with copper metallization for ultra high-speed processors [J].
Hashimoto, T ;
Kikuchi, T ;
Watanabe, K ;
Ohashi, N ;
Saito, T ;
Yamaguchi, H ;
Wada, S ;
Natsuaki, N ;
Kondo, M ;
Kondo, S ;
Homma, Y ;
Owada, N ;
Ikeda, T .
INTERNATIONAL ELECTRON DEVICES MEETING 1998 - TECHNICAL DIGEST, 1998, :209-212
[5]  
HIRABAYASHI H, 1996, P 1 INT VMIC SPEC C, P119
[6]  
HOMMA Y, 1999, EL SOC EL SOC JAP M
[7]  
KAANTA CW, 1991, P 8 INT IEEE VLSI MU, P144
[8]   CHEMICAL-MECHANICAL POLISHING FOR FABRICATING PATTERNED W METAL FEATURES AS CHIP INTERCONNECTS [J].
KAUFMAN, FB ;
THOMPSON, DB ;
BROADIE, RE ;
JASO, MA ;
GUTHRIE, WL ;
PEARSON, DJ ;
SMALL, MB .
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1991, 138 (11) :3460-3465
[9]  
KISTLER R, 1997, P CMP MIC SANT CLAR, P245
[10]  
MIYAZAKI H, 1994, P FALL M MAT RES SOC, P175