Epitaxial CoSi2-nanostructures:: an approach to Si nanoelectronics

被引:11
作者
Kluth, P [1 ]
Zhao, QT [1 ]
Winnerl, S [1 ]
Lenk, S [1 ]
Mantl, S [1 ]
机构
[1] Forschungszentrum Julich, IT, ISG, D-52425 Julich, Germany
关键词
silicide; nanopatterning; nanowire; MOSFET;
D O I
10.1016/S0167-9317(02)00781-5
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
CoSi2-nanostructures were fabricated using a self-assembly process involving local oxidation of silicides (LOCOSI). The nanostructures are generated along the edge of a mask consisting of SiO2 and Si3N4, deposited by plasma enhanced chemical vapor deposition (PECVD) and patterned with conventional optical lithography. The mask induces a stress field near its edges into the underlying CoSi2/Si-heterostracture. Rapid thermal oxidation (RTO) leads to the separation of the CoSi2 layer in this region due to the concomitant anisotropic diffusion of the cobalt atoms in the stress field. Using this method, uniform gaps and narrow wires were produced from 20-30 nm-thick single-crystalline, epitaxial CoSi2-layers grown by molecular beam allotaxy (MBA) on conventional Si(100) and silicon-on-insulator (SOI) substrates, These structures with dimensions down to 40 nm can be used as building blocks for nanoscale metal-oxide-semiconductor field effect transistor (MOSFET) devices. We produced 70 nm gate-length Schottky barrier MOSFETs (SBMOSFETs) on SOI using the silicide nanostructures. These devices can be driven as both p-channel and n-channel MOSFETs without complementary substrate doping and show good I-V characteristics. (C) 2002 Elsevier Science B.V. All rights reserved.
引用
收藏
页码:163 / 171
页数:9
相关论文
共 17 条
[1]   GROWTH OF EPITAXIAL COSI2 ON (100)SI [J].
DASS, MLA ;
FRASER, DB ;
WEI, CS .
APPLIED PHYSICS LETTERS, 1991, 58 (12) :1308-1310
[2]   NEW STRUCTURAL APPROACH FOR REDUCING PUNCHTHROUGH CURRENT IN DEEP-SUBMICROMETER MOSFETS AND EXTENDING MOSFET SCALING [J].
HARELAND, SA ;
TASCH, AF ;
MAZIAR, CM .
ELECTRONICS LETTERS, 1993, 29 (21) :1894-1896
[3]   Two-dimensional numerical simulation of Schottky barrier MOSFET with channel length to 10 nm [J].
Huang, CK ;
Zhang, WE ;
Yang, CH .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1998, 45 (04) :842-848
[4]   Comparison of raised and Schottky source/drain MOSFETs using a novel tunneling contact model [J].
Ieong, M ;
Solomon, PM ;
Laux, SE ;
Wong, HSP ;
Chidambarrao, D .
INTERNATIONAL ELECTRON DEVICES MEETING 1998 - TECHNICAL DIGEST, 1998, :733-736
[5]   Submicrometer patterning of cobaltdisilicide layers by local oxidation [J].
Klinkhammer, F ;
Dolle, M ;
Kappius, L ;
Mantl, S .
MICROELECTRONIC ENGINEERING, 1997, 37-8 (1-4) :515-521
[6]   Self-assembly patterning of epitaxial CoSi2 wires [J].
Kluth, P ;
Zhao, QT ;
Winnerl, S ;
Mantl, S .
MICROELECTRONIC ENGINEERING, 2002, 60 (1-2) :239-245
[7]   Fabrication of epitaxial CoSi2 nanowires [J].
Kluth, P ;
Zhao, QT ;
Winnerl, S ;
Lenk, S ;
Mantl, S .
APPLIED PHYSICS LETTERS, 2001, 79 (06) :824-826
[8]  
Maex K., 1995, PROPERTIES METAL SIL, p[165, 193]
[9]   NEW METHOD FOR EPITAXIAL HETEROSTRUCTURE LAYER GROWTH [J].
MANTL, S ;
BAY, HL .
APPLIED PHYSICS LETTERS, 1992, 61 (03) :267-269
[10]   PATTERNING METHOD FOR SILICIDES BASED ON LOCAL OXIDATION [J].
MANTL, S ;
DOLLE, M ;
MESTERS, S ;
FICHTNER, PFP ;
BAY, HL .
APPLIED PHYSICS LETTERS, 1995, 67 (23) :3459-3461