Algorithms for approximate FSM traversal based on state space decomposition

被引:32
作者
Cho, H
Hachtel, GD
Macii, E
Plessier, B
Somenzi, F
机构
[1] UNIV COLORADO, DEPT ELECT & COMP ENGN, BOULDER, CO 80309 USA
[2] POLITECN TORINO, DIPARTIMENTO AUTOMAT & INFORMAT, I-10129 TURIN, ITALY
关键词
D O I
10.1109/43.552080
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents algorithms for approximate finite state machine traversal based on state space decomposition, The original finite state machine is partitioned in component submachines, and each of them is traversed separately; the result of the computation is an over-estimation of the set of reachable states of the original machine. Different traversal strategies, which reduce the effects of the degrees of freedom introduced by the decomposition, are discussed, Efficient partitioning is a key point for the performance of the traversal techniques; a method to heuristically find a good decomposition of the overall finite state machine, based on the exploration of its state variable dependency graph, is proposed, Applications of the approximate traversal methods to logic optimization of sequential circuits and behavioral verification of finite state machines are described; experimental results for such applications, together with data concerning pure traversal, are reported.
引用
收藏
页码:1465 / 1478
页数:14
相关论文
共 20 条
[1]   MULTILEVEL LOGIC MINIMIZATION USING IMPLICIT DONT CARES [J].
BARTLETT, KA ;
BRAYTON, RK ;
HACHTEL, GD ;
JACOBY, RM ;
MORRISON, CR ;
RUDELL, RL ;
SANGIOVANNIVINCENTELLI, A ;
WANG, AR .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1988, 7 (06) :723-740
[2]  
BRACE KS, 1990, P 27 ACM IEEE DES AU, P40
[3]   MIS - A MULTIPLE-LEVEL LOGIC OPTIMIZATION SYSTEM [J].
BRAYTON, RK ;
RUDELL, R ;
SANGIOVANNIVINCENTELLI, A ;
WANG, AR .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1987, 6 (06) :1062-1081
[4]  
BRGLEZ F, 1989, INT S CIRC SYST, P1929
[5]  
BRYANT R E, 1986, IEEE T COMPUT, V35, P79
[6]  
Burch J. R., 1990, 27th ACM/IEEE Design Automation Conference. Proceedings 1990 (Cat. No.90CH2894-4), P46, DOI 10.1109/DAC.1990.114827
[7]  
BURCH JR, 1991, ACM IEEE DES AUT C S, P408
[8]   REDUNDANCY IDENTIFICATION REMOVAL AND TEST-GENERATION FOR SEQUENTIAL-CIRCUITS USING IMPLICIT STATE ENUMERATION [J].
CHO, H ;
HACHTEL, GD ;
SOMENZI, F .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1993, 12 (07) :935-945
[9]  
CHO H, 1990, NOV P IEEE INT C COM, P134
[10]  
COUDERT O, 1990, IEEE INT C COMP AID, P126