Dry etching with gas chopping without rippled sidewalls

被引:57
作者
Volland, B [1 ]
Hudek, FS [1 ]
Heerlein, H [1 ]
Rangelow, IW [1 ]
机构
[1] Univ Kassel, Phys Tech Inst, D-34132 Kassel, Germany
来源
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B | 1999年 / 17卷 / 06期
关键词
D O I
10.1116/1.591061
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In the last years, silicon micromachining techniques based on high aspect ratio reactive ion etching with gas chopping have been developed. There the gas how of etching and deposition gas precursors is chopped which results in controllable sidewall passivation and high anisotropy. However, the rippled sidewalls are a serious limit for various applications. We report on the development of a novel gas chopping etching technique (GCET) process in order to achieve a smooth (rippled free) sidewall surface. As the direct etch mask, we used a 1 or 2-mu m-thick resist layer, which was lithographically patterned. The novelty of the process consists in the replacing of the isotropic etching step by an anisotropic etching step. In this way we omit the main source for sidewall ripples. GCET combined with inductively coupled plasmas and fluorine chemistry provide very high etch rates and good control of the sidewall slope, These techniques also can be applied to conventional reactive ion etching equipment with Cl or F based plasma chemistry. However, the techniques used in this study have lower selectively (in range of 30) than the conventional GCET. A SiON/Si selectivity as high as 50 has been achieved. (C) 1999 American Vacuum Society. [S0734-211X(99)16706-4].
引用
收藏
页码:2768 / 2771
页数:4
相关论文
共 7 条
[1]   Expression of the Si etch rate in a CF4 plasma with four internal process variables [J].
Cho, BO ;
Hwang, SW ;
Kim, IW ;
Moon, SH .
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1999, 146 (01) :350-358
[2]   Bilayer resist process for exposure with low-voltage electrons (STM-lithography) [J].
Leuschner, R ;
Gunther, E ;
Falk, G ;
Hammerschmidt, A ;
Kragler, K ;
Rangelow, IW ;
Zimmermann, J .
MICROELECTRONIC ENGINEERING, 1996, 30 (1-4) :447-450
[3]  
Rangelow I. W., 1990, P SOC PHOTO-OPT INS, V1392, P180
[4]   NANO-RESOLUTION TRI-LEVEL PROCESS BY DOWNSTREAM-MICROWAVE RF-BIASED ETCHING [J].
RANGELOW, IW .
MICROELECTRONIC ENGINEERING, 1992, 17 (1-4) :349-352
[5]   p-n junction-based wafer flow process for stencil mask fabrication [J].
Rangelow, IW ;
Shi, F ;
Volland, B ;
Sossna, E ;
Petrashenko, A ;
Hudek, P ;
Sunyk, R ;
Butschke, J ;
Letzkus, F ;
Springer, R ;
Ehrmann, A ;
Gross, G ;
Kaesmaier, R ;
Oelmann, A ;
Struck, T ;
Unger, G ;
Chalupka, A ;
Haugeneder, E ;
Lammer, G ;
Löschner, H ;
Tejeda, R ;
Lovell, E ;
Engelstad, R .
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 1998, 16 (06) :3592-3598
[6]  
RANGELOW IW, 1996, DEEP ETCHING SILICON
[7]  
RANGELOW IW, UNPUB