Scalable hybrid computation with spikes

被引:19
作者
Sarpeshkar, R [1 ]
O'Halloran, M [1 ]
机构
[1] MIT, Dept Elect Engn & Comp Sci, Cambridge, MA 02139 USA
关键词
D O I
10.1162/089976602320263971
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
We outline a hybrid analog-digital scheme for computing with three important features that enable it to scale to systems of large complexity: First, like digital computation, which uses several one-bit precise logical units to collectively compute a precise answer to a computation, the hybrid scheme uses several moderate-precision analog units to collectively compute a precise answer to a computation. Second, frequent discrete signal restoration of the analog information prevents analog noise and offset from degrading the computation. And, third, a state machine enables complex computations to be created using a sequence of elementary computations. A natural choice for implementing this hybrid scheme is one based on spikes because spike-count codes are digital, while spike-time codes are analog. We illustrate how spikes afford easy ways to implement all three components of scalable hybrid computation. First, as an important example of distributed analog computation, we show how spikes can create a distributed modular representation of an analog number by implementing digital carry interactions between spiking analog neurons. Second, we show how signal restoration may be performed by recursive spike-count quantization of spike-time codes. And, third, we use spikes from an analog dynamical system to trigger state transitions in a digital dynamical system, which reconfigures the analog dynamical system using a binary control vector; such feedback interactions between analog and digital dynamical systems create a hybrid state machine (HSM). The HSM extends and expands the concept of a digital finite-state-machine to the hybrid domain. We present experimental data from a two-neuron HSM on a chip that implements error-correcting analog-to-digital conversion with the concurrent use of spike-time and spike-count codes. We also present experimental data from silicon circuits that implement HSM-based pattern recognition using spike-time synchrony. We outline how HSMs may be used to perform learning, vector quantization, spike pattern recognition and generation, and how they may be reconfigured.
引用
收藏
页码:2003 / 2038
页数:36
相关论文
共 29 条
[1]  
Abeles M., 1991, CORTICONICS
[2]  
[Anonymous], NEURAL INFORM PROCES
[3]   Point-to-point connectivity between neuromorphic chips using address events [J].
Boahen, KA .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2000, 47 (05) :416-434
[4]   Neural timing nets [J].
Cariani, PA .
NEURAL NETWORKS, 2001, 14 (6-7) :737-753
[5]   A MICROPOWER CMOS ALGORITHMIC A/D/A CONVERTER [J].
CAUWENBERGHS, G .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 1995, 42 (11) :913-919
[6]  
CAUWENBERGS G, 1999, LEARNING SILICON ADA
[7]   Finite State Automata and Simple Recurrent Networks [J].
Cleeremans, Axel ;
Servan-Schreiber, David ;
McClelland, James L. .
NEURAL COMPUTATION, 1989, 1 (03) :372-381
[8]   FINDING STRUCTURE IN TIME [J].
ELMAN, JL .
COGNITIVE SCIENCE, 1990, 14 (02) :179-211
[9]  
Franklin G., 1994, Feedback Control of Dynamic Systems
[10]   Digital selection and analogue amplification coexist in a cortex-inspired silicon circuit [J].
Hahnloser, RHR ;
Sarpeshkar, R ;
Mahowald, MA ;
Douglas, RJ ;
Seung, HS .
NATURE, 2000, 405 (6789) :947-951