Heterogeneous integration of OE arrays with Si electronics and microoptics

被引:22
作者
Liu, Y [1 ]
机构
[1] Honeywell VCSEL Opt Prod, Plymouth, MN 55441 USA
来源
IEEE TRANSACTIONS ON ADVANCED PACKAGING | 2002年 / 25卷 / 01期
关键词
ASIC; I/Os; SPA technology;
D O I
10.1109/TADVP.2002.1017684
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
This paper describes recent developments of the smart pixel array (SPA) technology for massively parallel optical interconnect applications. Built on Honeywell's commercially successful 850 nm vertical cavity surface emitting lasers (VCSELs) technology, the SPA employs two-dimensional (2-D) array of VCSELs and Photodetectors; (PDs). It aims to push optical interconnect density and capacity to a new level, which brings chip-level input and output (10) capacity to the order of 100s to 1000s of gigabit per second (Glips). This technology has following unique features that make it not only technically feasible but also practical for low cost manufacturing. First, it employs optoelectronic (OE) array based on the new generation of oxide-confined VCSELs that have desired characteristics such as very high speed, high efficiency, and good array uniformity. Second, the OE array has monolithically integrated VCSELs and PDs that provides true bi-directional optical I/O solutions at the chip-scale. Third, it uses hybrid integration techniques such as solder bump bonding and wafer scale integration. The 2-D arrays of VCSELs and PDs can be seamlessly integrated with beam shaping micro-optics array, and with the state-of-the-art Si-based VLSI electronic ICs. Last, and perhaps most importantly, all of the technology implementations follow the guideline of being compatible with mainstream low cost manufacturing practices. Device performance characteristics, integration approach, and prototype demonstration SPA technology up to over 1000 IO channels per chip will be presented, including some early system prototype demonstrations. We believe the SPA technology provides future application specific integrated circuits (ASICs) with new form packaging solutions-a solution that give an ASIC with unprecedented large capacity of very high density and high speed I/Os. It can be used as a new building block to implement varieties of system architectures that are not possible to build with today's electrical interconnection.
引用
收藏
页码:43 / 49
页数:7
相关论文
共 7 条
[1]   3D OptoElectronic Stacked Processors: design and analysis [J].
Esener, S ;
Marchand, P .
OPTICS IN COMPUTING 98, 1998, 3490 :541-545
[2]   FAST-Net optical interconnection prototype demonstration [J].
Haney, MW ;
Christensen, MP ;
Milojkovic, P ;
Ekman, J ;
Chandramani, P ;
Rozier, R ;
Kiamilev, F ;
Liu, Y ;
Hibbs-Brenner, M ;
Nohava, J ;
Kalweit, E ;
Bounnak, S ;
Marta, T ;
Walterson, B .
OPTICS IN COMPUTING 98, 1998, 3490 :568-571
[3]   Description and evaluation of the FAST-Net smart pixel-based optical interconnection prototype [J].
Haney, MW ;
Christensen, MP ;
Milojkovic, P ;
Fokken, GJ ;
Vickberg, M ;
Gilbert, BK ;
Rieve, J ;
Ekman, J ;
Chandramani, P ;
Kiamilev, F .
PROCEEDINGS OF THE IEEE, 2000, 88 (06) :819-828
[4]  
LIU Y, 1997, 97 OSA SPRING TOP M, P22
[5]   VCSEL based modules for optical interconnects [J].
Strzelecka, EM ;
Morgan, RA ;
Liu, Y ;
Walterson, B ;
Skogen, J ;
Kalweit, E ;
Bounak, S ;
Chanhvongsak, H ;
Marta, T ;
Skogman, D ;
Nohava, J ;
Gieske, J ;
Lehman, J ;
Hibbs-Brenner, MK .
VERTICAL-CAVITY SURFACE-EMITTING LASERS III, 1999, 3627 :2-13
[6]  
TATUM J, 1996, SPIE, V3004, P151
[7]   Commercialization of Honeywell's VCSEL technology [J].
Tatum, JA ;
Clark, A ;
Guenter, JK ;
Hawthorne, RA ;
Johnson, RH .
VERTICAL-CAVITY SURFACE-EMITTING LASERS IV, 2000, 3946 :2-13