Metal gates for advanced CMOS technology

被引:17
作者
Maiti, B [1 ]
Tobin, PJ [1 ]
机构
[1] Motorola Inc, Adv Prod Res & Dev Lab, Austin, TX 78721 USA
来源
MICROELECTRONIC DEVICE TECHNOLOGY III | 1999年 / 3881卷
关键词
metal gate; CMOS; MOSFET; poly depletion; inlaid gate; work function; resistivity;
D O I
10.1117/12.360560
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper will provide an overview of the emerging trends in metal gate solutions for advanced CMOS technology. Performance enhancement in silicon-based CMOS technology through MOSFET scaling has shown some limitations with the current polysilicon gate electrode. Replacing polysilicon gate electrode by metal appears to be promising. However, the choice of the metal gate material depends on its work function (single or dual metal gates), thermal/chemical stability with surrounding materials, process integration (conventional or inlaid approach), deposition process, resistivity, and eventually performance, reliability and future scaling. This paper will discuss some of the results published in the literature that address some of these issues and propose future directions. Single mid-gap metal gate approach appears to be simpler from an integration point of view but achieving low MOSFET threshold voltage is a concern. Some channel engineering approaches have been reported to address this issue. Dual metal gate approach with work function similar to n(+) and p(+) doped poly-Si appears ideal, although processing complexity could be a hindrance. Also the need for inlaid gate integration could be enhanced because of thermal/chemical stability effects of metal gate electrode with underlying gate dielectric, the inability to etch new materials or to reduce device instability due to film stress as in the conventional approach. The performance improvement of CMOS devices has been estimated with metal gates along with reliability issues.
引用
收藏
页码:46 / 57
页数:12
相关论文
共 70 条
[1]   SELF-REGISTERED MOLYBDENUM-GATE MOSFET [J].
BROWN, DM ;
ENGELER, WE ;
GARFINKEL, M ;
GRAY, PV .
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1968, 115 (08) :874-+
[2]   Suppression of fluorine impurity in blanket chemical vapor deposited tungsten film for via fills with a novel two-step deposition technique [J].
Chang, KM ;
Yeh, TH ;
Lain, KD ;
Fu, CM .
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1997, 36 (4A) :2061-2067
[3]   Sub-100nm gate length metal gate NMOS transistors fabricated by a replacement gate process [J].
Chatterjee, A ;
Chapman, RA ;
Dixit, G ;
Kuehne, J ;
Hattangady, S ;
Yang, H ;
Brown, GA ;
Aggarwal, R ;
Erdogan, U ;
He, Q ;
Hanratty, M ;
Rogers, D ;
Murtaza, S ;
Fang, SJ ;
Kraft, R ;
Rotondaro, ALP ;
Hu, JC ;
Terry, M ;
Lee, W ;
Fernando, C ;
Konecni, A ;
Wells, G ;
Frystak, D ;
Bowen, C ;
Rodder, M ;
Chen, IC .
INTERNATIONAL ELECTRON DEVICES MEETING - 1997, TECHNICAL DIGEST, 1997, :821-824
[4]  
Chen J, 1999, ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1, P153, DOI 10.1109/ISCAS.1999.777826
[5]   SIZE EFFECTS IN MOSI2-GATE MOSFETS [J].
CHOW, TP ;
STECKL, AJ .
APPLIED PHYSICS LETTERS, 1980, 36 (04) :297-299
[6]   REFRACTORY-METAL SILICIDES - THIN-FILM PROPERTIES AND PROCESSING TECHNOLOGY [J].
CHOW, TP ;
STECKL, AJ .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1983, 30 (11) :1480-1497
[7]  
CHOW TP, 1985, MICROSTRUCTURE SCI, V9, P37
[8]   SILICIDE FORMATION AND INTERDIFFUSION EFFECTS IN SI-TA, SIO2-TA AND SI-PTSI-TA THIN-FILM STRUCTURES [J].
CHRISTOU, A ;
DAY, HM .
JOURNAL OF ELECTRONIC MATERIALS, 1976, 5 (01) :1-12
[9]   Interface studies of tungsten nitride and titanium nitride composite metal gate electrodes with thin dielectric layers [J].
Claflin, B ;
Binger, M ;
Lucovsky, G .
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY A, 1998, 16 (03) :1757-1761
[10]   Interface formation and thermal stability of advanced metal gate and ultrathin gate dielectric layers [J].
Claflin, B ;
Lucovsky, G .
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 1998, 16 (04) :2154-2158