Correlation analysis between pattern and non-pattern wafer for characterization of shallow trench isolation-chemical-mechanical polishing (STI-CMP) process

被引:37
作者
Kim, SY
Seo, YJ [1 ]
机构
[1] Daebul Univ, Dept Elect Engn, Youngamkun 526890, Chonnamdo, South Korea
[2] ANAM Semicond Co Ltd, FAB Div, Wonmi Ku, Buchon 420130, Kyunggido, South Korea
关键词
shallow trench isolation (STI); chemical-mechanical polishing (CMP); blanket (non-pattern); correlation factor;
D O I
10.1016/S0167-9317(01)00694-3
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This study is about control of oxide removal amounts on the shallow trench isolation (STI) patterned wafers using removal rate and thickness of blanket (non-patterned) wafers. At first, the removal properties of plasma enhanced tetra-ethyl ortho-silicate (PETEOS) blanket wafers was investigated, and then it was compared with the removal properties and the planarization (step height) as a function of polishing time of the specific STI patterned wafers. We found that there is a relationship between the amount of oxide removal by blanket and patterned wafers. We analyzed this relationship, and the post-CMP thickness of patterned wafers could be controlled by removal rate and removal target thickness of blanket wafers. As the result of correlation analysis, we confirmed that there was the strong correlation between patterned and blanket wafers (correlation factor: 0.7109). So, we could confirm the repeatability as applying to STI CMP process from the linear formula obtained. (C) 2002 Elsevier Science B.V. All rights reserved.
引用
收藏
页码:357 / 364
页数:8
相关论文
共 8 条
[1]  
Baek MK, 1999, ELEC SOC S, V99, P215
[2]  
EVANS DR, 1998, P 3 INT CMP MIC, P347
[3]  
Hu YZ, 1996, THIN SOLID FILMS, V290, P453
[4]   An optimization of tungsten plug chemical mechanical polishing (CMP) using different consumables [J].
Lee, WS ;
Kim, SY ;
Seo, YJ ;
Lee, JK .
JOURNAL OF MATERIALS SCIENCE-MATERIALS IN ELECTRONICS, 2001, 12 (01) :63-68
[5]   Manufacturability of the CMP process [J].
Malik, F ;
Hasan, M .
THIN SOLID FILMS, 1995, 270 (1-2) :612-615
[6]  
Nag S, 1997, SOLID STATE TECHNOL, V40, P129
[7]   STI process steps for sub-quarter micron CMOS [J].
Sallagoity, P ;
Gaillard, F ;
Rivoire, M ;
Paoli, M ;
Haond, M ;
McClathie, S .
MICROELECTRONICS RELIABILITY, 1998, 38 (02) :271-276
[8]   Effects of mechanical characteristics on the chemical-mechanical polishing of dielectric thin films [J].
Tseng, WT ;
Liu, CW ;
Dai, BT ;
Yeh, CF .
THIN SOLID FILMS, 1996, 290 :458-463