Ultrathin gate oxide CMOS on (111) surface-oriented Si substrate

被引:44
作者
Momose, HS [1 ]
Ohguro, T
Nakamura, S
Toyoshima, Y
Ishiuchi, H
Iwai, H
机构
[1] Toshiba Co Ltd, Yokohama, Kanagawa 2358522, Japan
[2] Tokyo Inst Technol, Yokohama, Kanagawa 2268502, Japan
关键词
CMOS; gate leakage current; gate oxide; mobility; MOSFET; reliability; Si/SiO2; interface; surface orientation;
D O I
10.1109/TED.2002.802624
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The properties of ultrathin gate oxides in the direct-tunneling regime and the characteristics of the related CMOS transistors on (111) surface-oriented Si substrate were investigated and compared with those on (100) substrate for the first time. It was confirmed that low field mobility of n-MOSFETs on (111) substrate is smaller than that on (100) substrate and that of p-MOSFETs on (111) is larger than that on (100) until the direct-tunneling gate oxide regime. It has been found that most of the electrical properties of MOSFETs, with the notable exception of mobility, become almost identical for (100) and (111) substrates when the oxide thickness is reduced to less than 2.0 nm. Some of the properties are quite different between the two substrates for the thicker oxide case. It has been found that the reliability of hot carrier injection and time-dependent dielectric breakdown (TDDB) of the oxides and MOSFETs on (111) substrate is slightly better than that on (100) substrate. In addition, the characteristics and reliability of oxides and MOSFETs on a wafer tilted 4degrees from (100) axis were investigated. It was found that there are few differences in the mobility between (100) and (100) 4degrees off substrates for both n- and p-MOSFET cases. The reliability of oxides or MOSFETs on the wafer was identical to that on normal (100) substrate. These results suggest that ultrathin gate oxide MOSFETs on Si surfaces with various orientations are likely to have practical applications. This is good news for possible future new structures of MOSFETs such as vertical or three-dimensional (3-D) MOSFETs.
引用
收藏
页码:1597 / 1605
页数:9
相关论文
共 19 条
[1]  
[Anonymous], 2001, INT TECHNOLOGY ROADM
[2]   THE EFFECTS OF LOW-ANGLE OFF-AXIS SUBSTRATE ORIENTATION ON MOSFET PERFORMANCE AND RELIABILITY [J].
CHUNG, JE ;
CHEN, J ;
KO, PK ;
HU, CM ;
LEVI, M .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1991, 38 (03) :627-633
[3]   Scanning tunneling microscopy study on the surface and interface of Si(111)/SiO2 structures [J].
Fujita, K ;
Watanabe, H ;
Ichikawa, M .
JOURNAL OF APPLIED PHYSICS, 1998, 83 (07) :3638-3642
[4]   VERTICAL SI-METAL-OXIDE-SEMICONDUCTOR FIELD-EFFECT TRANSISTORS WITH CHANNEL LENGTHS OF 50 NM BY MOLECULAR-BEAM EPITAXY [J].
GOSSNER, H ;
EISELE, I ;
RISCH, L .
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1994, 33 (4B) :2423-2428
[5]   VERTICAL MOS TECHNOLOGY WITH SUB-0.1-MU-M CHANNEL LENGTHS [J].
GOSSNER, H ;
WITTMANN, F ;
EISELE, I ;
GRABOLLA, T ;
BEHAMMER, D .
ELECTRONICS LETTERS, 1995, 31 (16) :1394-1396
[6]   The initial growth steps of ultrathin gate oxides [J].
Hattori, T ;
Nohira, H ;
Takahashi, K .
MICROELECTRONIC ENGINEERING, 1999, 48 (1-4) :17-24
[7]   Initial stage of oxidation of hydrogen-terminated silicon surfaces [J].
Hattori, T ;
Aiba, T ;
Iijima, E ;
Okube, Y ;
Nohira, H ;
Tate, N ;
Katayama, M .
APPLIED SURFACE SCIENCE, 1996, 104 :323-328
[8]   SUB-HALF-MICROMETER CONCAVE MOSFET WITH DOUBLE LDD STRUCTURE [J].
HIEDA, K ;
SUNOUCHI, K ;
TAKATO, H ;
NITAYAM, A ;
HORIGUCHI, F ;
MASUOKA, F .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1992, 39 (03) :671-676
[9]  
JURCZAK M, 1998, P 28 EUR SOL STAT DE, P172
[10]  
Kimijima H., 1999, 1999 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.99CH36325), P119, DOI 10.1109/VLSIT.1999.799372