CMOS technology for mixed signal ICs

被引：31

作者：

Pelgrom, MJM

Vertregt, M

机构：

[1] Philips Research Laboratories, Bldg. WAY5, 5656AA Eindhoven

来源：

SOLID-STATE ELECTRONICS | 1997年 / 41卷 / 07期

关键词：

D O I：

10.1016/S0038-1101(97)00007-5

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Economic and technical constraints force digital CMOS technology in a direction which is not always beneficial for analogue design. The development of some analogue parameters as a function of process generation is analysed. The consequences of the present developments on mixed-signal ICs are discussed briefly. (C) 1997 Elsevier Science Ltd.

引用

页码：967 / 974

页数：8

共 15 条

[1]

deGraaff H., 1990, COMPACT TRANSISTOR M

[2]

Ghibaudo G., 1994, ESSDERC '94. Proceedings of the 24th European Solid State Device Research Conference, P693

[3] 5 V compatibility with 3.3 V-only CMOS ASICs [J].