A simplified gate-level fault model for crosstalk effects analysis

被引：1

作者：

Civera, P ^{[1
]}

Macchiarulo, L ^{[1
]}

Violante, M ^{[1
]}

机构：

[1] Politecn Torino, Dipartimento Elettron, I-10129 Turin, Italy

来源：

17TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS | 2002年

关键词：

D O I：

10.1109/DFTVS.2002.1173499

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

The relevant problem of crosstalk affects the design process in many ways. Its delay effects can not be easily addressed due to the complex interaction between signals and dependency on the logical, functional and timing aspects of the design. In this paper we propose a modelling approach and a methodology to assess crosstalk effects on real designs through a simulation-based analysis environment. Results are reported showing how the proposed approach has been used to validate the bus architecture inside the LEON SPARC-like processor core.

引用

页码：31 / 39

页数：9

共 15 条

[1]

AGARWAL K, 2002, 15 INT C VLSI DES VL

[2]

Arunachalam R, 2001, DES AUT CON, P726, DOI 10.1109/DAC.2001.935601

[3]

CHEN PH, IEEE ACM INT C COMP, P331

[4] A fault injection technique for VHDL behavioral-level models [J].

DeLong, TA ;

Johnson, BW ;

Profeta, JA .

IEEE DESIGN & TEST OF COMPUTERS, 1996, 13 (04) :24-33

[5]

FRANZINI B, 2000, IEEE 1 INT S QUAL EL, P499

[6]

IYER RK, 1996, FAULT TOLERANT COMPU, pCH5

[7]

JENN E, 1994, P FTCS, V24, P66

[8] FASTHENRY - A MULTIPOLE-ACCELERATED 3-D INDUCTANCE EXTRACTION PROGRAM [J].

KAMON, M ;

TSUK, MJ ;

WHITE, JK .

IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 1994, 42 (09) :1750-1758

[9]

NAHORS K, 1991, IEEE T CAD, V10, P1447

[10] A timing model incorporating the effect of crosstalk on delay and its application to optimal channel routing [J].

Sapatnekar, SS .

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2000, 19 (05) :550-559

← 1 2 →