Nanocrystal metal-oxide-semiconductor memories obtained by chemical vapor deposition of Si nanocrystals

被引:37
作者
Ammendola, G
Vulpio, M
Bileci, M
Nastasi, N
Gerardi, C
Renna, G
Crupi, I
Nicotra, G
Lombardo, S
机构
[1] STMicroelectronics, Cent R&D, I-95121 Catania, Italy
[2] STMicroelectronics, Cent Fron End Mfg, I-95121 Catania, Italy
[3] CNR, IMETEM, I-95121 Catania, Italy
[4] Univ Catania, INFM, Dipartimento Fis, I-95129 Catania, Italy
来源
JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B | 2002年 / 20卷 / 05期
关键词
D O I
10.1116/1.1508804
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We have realized nanocrystal memories by using silicon quantum dots embedded in silicon dioxide. The Si dots with the size of few nanometers have been obtained by chemical vapor deposition on very thin tunnel oxides and subsequently coated with a deposited SiO2 control dielectric. A range of temperatures in which we can adequately control a nucleation process, that gives rise to nanocrystal densities of similar to3 X 10(11) cm(-2) with good uniformity on the wafer, has been defined. The memory effects are observed in metal-oxide-semiconductor capacitors or field effect transistors by significant and reversible flat band or threshold voltage shifts between written and erased states that can be achieved by applying gate voltages as low as 5 V. The program-erase window does not exhibit any change after 10(5) Cycles on large area cells showing that the endurance of such a memory device which uses a thinner tunnel oxide is potentially much higher than that of standard nonvolatile memories. Moreover, good retention results are observed in spite of the low tunnel dielectric thickness. (C) 2002 American Vacuum Society.
引用
收藏
页码:2075 / 2079
页数:5
相关论文
共 12 条
[1]   MECHANISM FOR STRESS-INDUCED LEAKAGE CURRENTS IN THIN SILICON DIOXIDE FILMS [J].
DIMARIA, DJ ;
CARTIER, E .
JOURNAL OF APPLIED PHYSICS, 1995, 78 (06) :3883-3894
[2]   A new write/erase method to improve the read disturb characteristics based on the decay phenomena of stress leakage current for mash memories [J].
Endoh, T ;
Shimizu, K ;
Iizuka, H ;
Masuoka, F .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1998, 45 (01) :98-104
[3]  
GUO L, 1996, IEEE INT EL DEV M, V96, P955
[4]  
HANAFI H, 1996, IEEE T ELECTRON DEV, V41, P1553
[5]   Single-electron devices and their applications [J].
Likharev, KK .
PROCEEDINGS OF THE IEEE, 1999, 87 (04) :606-632
[6]  
NAKAJIMA A, 1996, IEEE INT EL DEV M, V96, P952
[7]   Thickness dependence of stress-induced leakage currents in silicon oxide [J].
Runnion, EF ;
Gladstone, SM ;
Scott, RS ;
Dumin, DJ ;
Lie, L ;
Mitros, JS .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1997, 44 (06) :993-1001
[8]   Effects of traps on charge storage characteristics in metal-oxide-semiconductor memory structures based on silicon nanocrystals [J].
Shi, Y ;
Saito, K ;
Ishikuro, H ;
Hiramoto, T .
JOURNAL OF APPLIED PHYSICS, 1998, 84 (04) :2358-2360
[9]  
TIWARI SS, 1995, IEEE INT EL DEV M IE, V95, P521
[10]   Room temperature operation of a quantum-dot flash memory [J].
Welser, JJ ;
Tiwari, S ;
Rishton, S ;
Lee, KY ;
Lee, Y .
IEEE ELECTRON DEVICE LETTERS, 1997, 18 (06) :278-280