A new write/erase method to improve the read disturb characteristics based on the decay phenomena of stress leakage current for mash memories

被引:20
作者
Endoh, T [1 ]
Shimizu, K
Iizuka, H
Masuoka, F
机构
[1] Tohoku Univ, Elect Commun Res Inst, Sendai, Miyagi 98077, Japan
[2] Toshiba Co Ltd, Microelect Engn Lab, Kawasaki, Kanagawa 210, Japan
关键词
D O I
10.1109/16.658817
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper describes a new write/erase method for Flash memory to improve the read disturb characteristics by means of drastically reducing the stress leakage current in the tunnel oxide. This new write/erase operation method is based on the newly discovered three decay characteristics of the stress leakage current, The features of the proposed write/erase method are as follows: 1) the polarity of the additional pulse after applying write/erase pulse is the same as that of the control gate voltage in the read operation; 2) the voltage of the additional pulse is higher than that of a control gate in a read operation, and lower than that of a control gate in a write operation; and 3) an additional pulse is applied to the control gate just after a completion of the write/erase operation. With the proposed write/erase method, the degradation of the read disturb life time after 10(6) write/erase cycles can be drastically reduced by 50% in comparison with the conventional bipolarity write/erase method used for NAND-type Flash memory. Furthermore, the degradation can be drastically reduced by 90% in comparison with the conventional unipolarity write/erase method for NOR-, AND-, and DINOR-type Flash memory. This proposed write/erase operation method has superior potential for applications to 256 Mb Flash memories and beyond.
引用
收藏
页码:98 / 104
页数:7
相关论文
共 8 条
[1]  
Baglee D. A., 1985, International Electron Devices Meeting. Technical Digest (Cat. No. 85CH2252-5), P624
[2]  
DUMIN DJ, 1989, NVSM WORKSH DIG, P30
[3]  
ENDOH T, 1992, IEICE T ELECTRON, VE75C, P1351
[4]  
ENDOH T, 1994, INTERNATIONAL ELECTRON DEVICES MEETING 1994 - IEDM TECHNICAL DIGEST, P49, DOI 10.1109/IEDM.1994.383469
[5]  
Masuoka F., 1984, International Electron Devices Meeting. Technical Digest (Cat. No. 84CH2099-0), P464
[6]   INFLUENCE OF LOCALIZED LATENT DEFECTS ON ELECTRICAL BREAKDOWN OF THIN INSULATORS [J].
OLIVO, P ;
NGUYEN, TN ;
RICCO, B .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1991, 38 (03) :527-531
[7]   STRESS-INDUCED OXIDE LEAKAGE [J].
ROFAN, R ;
HU, CM .
IEEE ELECTRON DEVICE LETTERS, 1991, 12 (11) :632-634
[8]  
Tam S, 1988, S VLSI TECHN, P31