Design of fast motion estimation algorithm based on hardware consideration

被引:12
作者
He, ZL
Liou, ML
机构
[1] Department of Electrical and Electronic Engineering, Hong Kong University of Science and Technology, Kowloon, Clear Water Bay
关键词
motion estimation; systolic array; video coding;
D O I
10.1109/76.633505
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Most fast block-matching motion estimation (BMME) algorithms are designed to minimize the search positions (or checking points) in a given search range in order to speed up the computation, In this paper, we introduce a fast BMME algorithm based on the consideration of hardware implementation, We use a one-dimensional (1-D) systolic array as the basic computing engine, In order to utilize this engine efficiently, we process several adjacent checking points, called checking vector, simultaneously, We propose a checking-vector-based search strategy and show that it can achieve a better algorithmic performance and can be very cost-effective in terms of hardware implementation for low bit-rate video applications.
引用
收藏
页码:819 / 823
页数:5
相关论文
共 13 条
[1]  
CHEN LG, 1991, IEEE T CIRCUITS SYST, V1, P407
[2]   THE CROSS-SEARCH ALGORITHM FOR MOTION ESTIMATION [J].
GHANBARI, M .
IEEE TRANSACTIONS ON COMMUNICATIONS, 1990, 38 (07) :950-953
[3]  
He Z., 1995, P 38 MIDW S CIRC SYS, V2, P1228
[4]   DISPLACEMENT MEASUREMENT AND ITS APPLICATION IN INTERFRAME IMAGE-CODING [J].
JAIN, JR ;
JAIN, AK .
IEEE TRANSACTIONS ON COMMUNICATIONS, 1981, 29 (12) :1799-1808
[5]   AN EFFICIENT AND SIMPLE VLSI TREE ARCHITECTURE FOR MOTION ESTIMATION ALGORITHMS [J].
JEHNG, YS ;
CHEN, LG ;
CHIUEH, TD .
IEEE TRANSACTIONS ON SIGNAL PROCESSING, 1993, 41 (02) :889-900
[6]   A MOTION ESTIMATOR FOR LOW BIT-RATE VIDEO CODEC [J].
JEHNG, YS ;
CHEN, LG ;
CHIUEH, TD .
IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1992, 38 (02) :60-69
[7]   PARALLEL ARCHITECTURES FOR 3-STEP HIERARCHICAL SEARCH BLOCK-MATCHING ALGORITHM [J].
JONG, HM ;
CHEN, LG ;
CHIUEH, TD .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 1994, 4 (04) :407-416
[8]   MOTION COMPENSATED INTERFRAME IMAGE PREDICTION [J].
KAPPAGANTULA, S ;
RAO, KR .
IEEE TRANSACTIONS ON COMMUNICATIONS, 1985, 33 (09) :1011-1015
[9]  
Koga B.T., 1981, P NAT TEL C
[10]   ARRAY ARCHITECTURES FOR BLOCK MATCHING ALGORITHMS [J].
KOMAREK, T ;
PIRSCH, P .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1989, 36 (10) :1301-1308