Digital Circuit Realization of Piecewise-Affine Functions With Nonuniform Resolution: Theory and FPGA Implementation

被引:18
作者
Poggi, Tomaso [1 ]
Comaschi, Francesco [1 ]
Storace, Marco [1 ]
机构
[1] Univ Genoa, Dept Biophys & Elect Engn, I-16145 Genoa, Italy
关键词
Digital architectures; nonlinear circuits; nonuniform resolution; piecewise-affine (PWA) functions; LINEAR REPRESENTATION; MULTIPORT RESISTORS; DESIGN;
D O I
10.1109/TCSII.2010.2040316
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This brief proposes a digital circuit architecture implementing a class of continuous piecewise-affine (PWA) functions. The work rests on a previous architecture realizing PWA functions with uniform resolution. By using PWA mapping that can be implemented through a few simple functional blocks, it is possible to extend the representation capabilities of the architecture to PWA functions with nonuniform resolution. After defining the mapping and the corresponding functional blocks, the proposed architecture is implemented in a field-programmable gate array, and a simple example is shown.
引用
收藏
页码:131 / 135
页数:5
相关论文
共 23 条
[1]   Design of embedded DSP-based fuzzy controllers for autonomous mobile robots [J].
Baturone, Iluminada ;
Moreno-Velo, Francisco J. ;
Blanco, Victor ;
Ferruz, Joaquin .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2008, 55 (02) :928-936
[2]   The explicit linear quadratic regulator for constrained systems [J].
Bemporad, A ;
Morari, M ;
Dua, V ;
Pistikopoulos, EN .
AUTOMATICA, 2002, 38 (01) :3-20
[3]  
BOGGIANO A, 2007, P EUR C CIRC THEOR D, P874
[4]   Convergent design of piecewise linear neural networks [J].
Chandrasekaran, Hema ;
Li, Jiang ;
Delashmit, W. H. ;
Narasimha, P. L. ;
Yu, Changhua ;
Manry, Michael T. .
NEUROCOMPUTING, 2007, 70 (4-6) :1022-1039
[5]  
Echevarria P, 2007, LECT NOTES ARTIF INT, V4578, P245
[6]  
GAGGERO M, 2005, P ECCTD CORK IR AUG, V393
[7]   Hardware synthesis of explicit model predictive controllers [J].
Johansen, Tor A. ;
Jackson, Warren ;
Schreiber, Robert ;
Tondel, Petter .
IEEE TRANSACTIONS ON CONTROL SYSTEMS TECHNOLOGY, 2007, 15 (01) :191-197
[8]  
Johansson M, 2003, LECT NOTES CONTR INF, V284, P1
[9]   Orthonormal high-level canonical PWL functions with applications to model reduction [J].
Julián, P ;
Desages, A ;
D'Amico, B .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 2000, 47 (05) :702-712
[10]   The complete canonical piecewise-linear representation:: Functional form for minimal degenerate intersections [J].
Julián, P .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 2003, 50 (03) :387-396