On-chip spiral inductors with patterned ground shields for Si-based RF IC's

被引:775
作者
Yue, CP [1 ]
Wong, SS [1 ]
机构
[1] Stanford Univ, Ctr Integrated Syst, Stanford, CA 94305 USA
基金
美国国家科学基金会;
关键词
inductor; inductor model; patterned ground shield; quality factor; self-resonance; substrate loss; substrate coupling;
D O I
10.1109/4.668989
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a patterned ground shield inserted between an on-chip spiral inductor and silicon substrate. The patterned ground shield can be realized in standard silicon technologies without additional processing steps. The impacts of shield resistance and pattern on inductance, parasitic resistances and capacitances, and quality factor are studied extensively. Experimental results show that a polysilicon patterned ground shield achieves the most improvement. At 1-2 GHz, the addition of the shield increases the inductor quality factor up to 33% and reduces the substrate coupling between two adjacent inductors by as much as 25 dB, We also demonstrate that the quality factor of a 2-GHz LC tank can be nearly doubled with a shielded inductor.
引用
收藏
页码:743 / 752
页数:10
相关论文
共 14 条
[1]  
[Anonymous], ENERGY ELECTROMAGNET
[2]   High Q inductors for wireless applications in a complementary silicon bipolar process [J].
Ashby, KB ;
Koullias, IA ;
Finley, WC ;
Bastek, JJ ;
Moinian, S .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (01) :4-9
[3]   LARGE SUSPENDED INDUCTORS ON SILICON AND THEIR USE IN A 2-MU-M CMOS RF AMPLIFIER [J].
CHANG, JYC ;
ABIDI, AA ;
GAITAN, M .
IEEE ELECTRON DEVICE LETTERS, 1993, 14 (05) :246-248
[4]  
GRAY PR, 1995, PROCEEDINGS OF THE IEEE 1995 CUSTOM INTEGRATED CIRCUITS CONFERENCE, P83, DOI 10.1109/CICC.1995.518142
[5]   DESIGN OF PLANAR RECTANGULAR MICROELECTRONIC INDUCTORS [J].
GREENHOUSE, HM .
IEEE TRANSACTIONS ON PARTS HYBRIDS AND PACKAGING, 1974, PH10 (02) :101-109
[6]   PROPERTIES OF MICROSTRIP LINE ON SI-SIO2 SYSTEM [J].
HASEGAWA, H ;
FURUKAWA, M ;
YANAI, H .
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 1971, MT19 (11) :869-+
[7]   ANALYSIS OF TRANSMISSION LINES ON INTEGRATED-CIRCUIT CHIPS [J].
HO, IT ;
MULLICK, SK .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1967, SC 2 (04) :201-&
[8]   Modeling substrate effects in the design of high-speed Si-bipolar IC's [J].
Pfost, M ;
Rein, HM ;
Holzwarth, T .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (10) :1493-1501
[9]   A 1 GHz CMOS RF front-end IC for a direct-conversion wireless receiver [J].
Rofougaran, A ;
Chang, JYC ;
Rofougaran, M ;
Abidi, AA .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (07) :880-889
[10]  
TSUKAHARA T, 1997, INT SOL STAT CIRC C, P82