A 6-bit 1 GHz acquisition speed CMOS flash ADC with digital error correction

被引：29

作者：

Uyttenhove, K ^{[1
]}

Marques, A ^{[1
]}

Steyaert, M ^{[1
]}

机构：

[1] Katholieke Univ Leuven, Dept Elektrotech, Afd ESAT, MICAS, B-3001 Heverlee, Belgium

来源：

PROCEEDINGS OF THE IEEE 2000 CUSTOM INTEGRATED CIRCUITS CONFERENCE | 2000年

关键词：

D O I：

10.1109/CICC.2000.852659

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper, a 6-bit CMOS analog-to-digital converter (A/D) with a maximum acquisition speed of 1 GHz is presented. The problem of meta-stability has got special attention in this design, since this problem degrades the Spurious-Free Dynamic Range (SFDR) at high sampling frequencies. Measured SNDR (Signal to noise plus distortion) is over 30 dB at 500MHz clock and f(IN) = 141 kHz. The measured SFDR for input frequencies up to 250 MHz is over 30dB. The chip has been processed in a standard 0.35 mu m CMOS technology with double poly and occupies an active area of 0.8 mm(2).

引用

页码：249 / 252

页数：4

共 7 条

[1]

DALTON D, 1998, IEEE T CIRCUITS SY 2, V45

[2] Power-efficient metastability error reduction in CMOS flash A/D converters [J].

Portmann, CL ;

Meng, THY .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (08) :1132-1140

[3]

Razavi B., 1995, PRINCIPLES DATA CONV

[4] A CMOS 6-b, 400-MSample/s ADC with error correction [J].

Tsukamoto, S ;

Schofield, WG ;

Endo, T .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (12) :1939-1947

[5] Mondriaan: a tool for automated layout synthesis of array-type analog blocks [J].

Van der Plas, G ;

Vandenbussche, J ;

Gielen, G ;

Sansen, W .

IEEE 1998 CUSTOM INTEGRATED CIRCUITS CONFERENCE - PROCEEDINGS, 1998, :485-488

[6]

VANDEPLASSCHE R, 1994, INTEGRATED ANALOG TO

[7] An 80-MHz, 80-mW, 8-b CMOS folding A/D converter with distributed track-and-hold preprocessing [J].

Venes, AGW ;

vandePlassche, RJ .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (12) :1846-1853

← 1 →