Parasitic ringing and design issues of digitally controlled high power interleaved boost converters

被引:116
作者
Huang, XD [1 ]
Wang, XY
Nergaard, T
Lai, JSJ
Xu, XY
Zhu, LZ
机构
[1] Virginia Polytech Inst & State Univ, Bradley Dept Elect & Comp Engn, Blacksburg, VA 24061 USA
[2] R&D Div, Benton, MI 49022 USA
[3] AeroVironment Inc, Energy Syst Dev Ctr, Simi Valley, CA 93063 USA
[4] Shanghai PowerMax Technol Inc, Shanghai 201416, Peoples R China
[5] Ballard Power Syst, Dearborn, MI 48120 USA
关键词
boost converter; digital signal processor (DSP); discontinuous conducting mode (DCM);
D O I
10.1109/TPEL.2004.833434
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
High power boost converter has become the essential part of the distributed power system that enables energy to be fully utilized in fuel cell powered electric vehicles and stationary power systems. This paper presents analysis and design of a high-power multileg interleaved boost converter with a digital signal processor (DSP) based controller. A 20-kW converter was designed with coupled inductors to allow core-loss reduction and designed with high frequency switching to minimize the component size and eliminate the switching losses under discontinuous conducting mode operation. A dual-loop average current mode current control method implemented in DSP is employed to achieve the fast transient response. It was found through circuit analysis, simulation and experiment that the boost inductor interacted with the device parasitic capacitor and created unnecessary oscillating current whenever it reached zero current. Two high-power devices were used in both simulation and experiment to verify the analysis and design for a wide load range. Simulation and experiment results of the 20-kW boost converter under startup condition and load transient condition are also presented. Different anti-windup schemes for a typical PI-controller are evaluated. The results show that this typical controller with proper anti-windup scheme achieves better transient performance than without anti-windup scheme.
引用
收藏
页码:1341 / 1352
页数:12
相关论文
共 11 条
  • [1] BALOGH L, 1909, P APEC 93 C, P168
  • [2] Time delay compensation of digital control for DC switchmode power supplies using prediction techniques
    Bibian, S
    Jin, H
    [J]. IEEE TRANSACTIONS ON POWER ELECTRONICS, 2000, 15 (05) : 835 - 842
  • [3] High performance predictive dead-beat digital controller for DC power supplies
    Bibian, S
    Jin, H
    [J]. IEEE TRANSACTIONS ON POWER ELECTRONICS, 2002, 17 (03) : 420 - 427
  • [4] Boudreaux RR, 1997, APPL POWER ELECT CO, P963, DOI 10.1109/APEC.1997.575764
  • [5] Chen W., 1999, P IEEE PESC 99 C JUN, P759
  • [6] Erickson R. W., 2013, FUNDAMENTALS POWER E
  • [7] PID controller modifications to improve steady-state performance of digital controllers for buck and boost converters
    Guo, LP
    Hung, JY
    Nelms, RM
    [J]. APEC 2002: SEVENTEENTH ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION, VOLS 1 AND 23, 2002, : 381 - 388
  • [8] KOCYBIK PF, 1995, APPL POWER ELECT CO, P687, DOI 10.1109/APEC.1995.469094
  • [9] *SEM, 1999, SEM DAT TECH REP
  • [10] Thomas S., 1999, FUEL CELLS GREEN POW