VLSI circuit placement with rectilinear modules using three-layer force-directed self-organizing maps

被引:8
作者
Chang, RI [1 ]
Hsiao, PY [1 ]
机构
[1] NATL CHIAO TUNG UNIV,DEPT COMP & INFORMAT SCI,HSINCHU 30050,TAIWAN
来源
IEEE TRANSACTIONS ON NEURAL NETWORKS | 1997年 / 8卷 / 05期
关键词
force-directed placement method; molecule model; query-based learning; rectilinear circuit; three-layer self-organizing maps;
D O I
10.1109/72.623207
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
In this paper, a three-layer force-directed self-organizing map is designed to resolve the circuit placement problem with arbitrarily shaped rectilinear modules. The proposed neural model with an additional hidden layer can easily model a rectilinear module by a set of hidden neurons to correspond the partitioned rectangles. With the collective computing from hidden neurons, these rectilinear modules can correctly interact with each other and finally converge to a good placement result. In this paper, multiple contradictory criteria are accounted simultaneously during the placement process, in which, both the wire length and the module overlap are reduced. The proposed model has been successfully exploited to solve the time consuming rectilinear module placement problem, The placement results of real rectilinear test examples have been presented, which demonstrate that the proposed method is better than the simulated annealing approach in the total wire length, Furthermore, on the average, the central processing unit (CPU) time for the proposed method running on a sequential machine is 15 times faster than that required by the simulated annealing method, The appropriate parameter values which yield good solutions are also investigated.
引用
收藏
页码:1049 / 1064
页数:16
相关论文
共 43 条
[31]  
ODAWARA G, 1987, P 24 DES AUT C, P777
[32]  
PERSKY G, 1987, P IEEE INT WKSHP PLA, P10
[33]  
PREAS B, 1987, PHYSICAL DESIGN WKSH
[34]   FORCED DIRECTED COMPONENT PLACEMENT PROCEDURE FOR PRINTED-CIRCUIT BOARDS [J].
QUINN, NR ;
BREUER, MA .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1979, 26 (06) :377-388
[35]  
Rich E., 1991, ARTIF INTELL, V2nd
[36]  
SECHEN C, 1988, P DES AUT C, P73
[37]  
SHAHOOKAR K, 1991, COMPUT SURV, V23, P143, DOI 10.1145/103724.103725
[38]  
SRIRAM M, 1990, P IEEE INT S CIRC SY, P1664
[39]   NEW ITERATIVE CONSTRUCTION APPROACH TO ROUTING WITH COMPACTED AREA [J].
TSAI, CC ;
CHEN, SJ ;
HSIAO, PY ;
FENG, WS .
IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1991, 138 (01) :57-71
[40]   ANALYSIS OF STRATEGIES FOR CONSTRUCTIVE GENERAL BLOCK PLACEMENT [J].
WIMER, S ;
KOREN, I .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1988, 7 (03) :371-377