Using an SCR as ESD protection without latch-up danger

被引:39
作者
Notermans, G
Kuper, F
Luchies, JM
机构
[1] Philips Semiconductors, MOS4, FB-2, 6534 AE Nijmegen
来源
MICROELECTRONICS AND RELIABILITY | 1997年 / 37卷 / 10-11期
关键词
D O I
10.1016/S0026-2714(97)00086-3
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A properly designed Low-Voltage Triggering SCR has a four times better ESD performance than a conventional grounded-gate NMOST of the same width. But it does present a latch-up risk due to its low holding voltage. The holding voltage can be increased by using a larger anode-to-cathode spacing, but at very large spacings the ESD performance decreases. It is shown that a window in SCR anode-to-cathode spacing exists, for which the holding voltage is sufficiently large, while the excellent ESD protection properties are preserved. (C) 1997 Elsevier Science Ltd.
引用
收藏
页码:1457 / 1460
页数:4
相关论文
共 6 条
[1]  
AVERY L, 1984, EOS ESD S P, P177
[2]   A LOW-VOLTAGE TRIGGERING SCR FOR ON-CHIP ESD PROTECTION AT OUTPUT AND INPUT PADS [J].
CHATTERJEE, A ;
POLGREEN, T .
IEEE ELECTRON DEVICE LETTERS, 1991, 12 (01) :21-22
[3]   DIRECT EVIDENCE SUPPORTING THE PREMISES OF A TWO-DIMENSIONAL DIODE MODEL FOR THE PARASITIC THYRISTOR IN CMOS CIRCUITS BUILT ON THIN EPI [J].
CHATTERJEE, A ;
SEITCHIK, JA ;
CHERN, JH ;
YANG, P ;
WEI, CC .
IEEE ELECTRON DEVICE LETTERS, 1988, 9 (10) :509-511
[4]  
KUPER F, 1993, ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM 1993, P117
[5]  
Maloney T., 1985, P EOS ESD S, P49
[6]   AN ANALYTIC MODEL OF HOLDING VOLTAGE FOR LATCH-UP IN EPITAXIAL CMOS [J].
SEITCHIK, JA ;
CHATTERJEE, A ;
YANG, P .
IEEE ELECTRON DEVICE LETTERS, 1987, 8 (04) :157-159