Implementation and control of distributed PWM cascaded multilevel inverters with minimal harmonic distortion and common-mode voltage

被引:133
作者
Loh, PC [1 ]
Holmes, DG
Lipo, TA
机构
[1] Nanyang Technol Univ, Sch Elect & Elect Engn, Ctr Adv Power Elect, Singapore 639798, Singapore
[2] Monash Univ, Dept Elect & Comp Syst Engn, Clayton, Vic 3800, Australia
[3] Univ Wisconsin, Dept Elect & Comp Engn, Madison, WI 53706 USA
关键词
common-mode voltages; distributed computation; harmonic analysis; integrated power bridges; multilevel inverters; synchronization;
D O I
10.1109/TPEL.2004.839830
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Cascaded multilevel inverters can be implemented through the series connection of single-phase modular power bridges. This paper presents details on how these bridges should be implemented and operated to synchronize their pulse-width-modulation (PWM) carriers, fundamental references and sampling instances to implement a network-controlled cascaded inverter with distributed PWM computation and overall optimal system performance. The paper begins by detailing the development and control of an integrated power bridge, designed with its own digital signal processor and associated control circuitry. Details describing the networked control algorithm and signal protocol needed for synchronizing the multiple power bridges through a dynamically fast data communication network, are then presented to achieve optimum harmonic cancellation and reduced common-mode voltage. The practicality and performance of the presented modular implementation concepts have been confirmed through the close match between simulation and experimental results obtained using a modular cascaded five-level inverter prototype.
引用
收藏
页码:90 / 99
页数:10
相关论文
共 12 条
[1]  
Calais M, 2000, IEEE POWER ELECTRON, P1173, DOI 10.1109/PESC.2000.880477
[2]   Designing a new generalized battery management system [J].
Chatzakis, J ;
Kalaitzakis, K ;
Voulgaris, NC ;
Manias, SN .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2003, 50 (05) :990-999
[3]   Gain adaptation of networked DC motor controllers based on QOS variations [J].
Chow, MY ;
Tipsuwan, Y .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2003, 50 (05) :936-943
[4]   Opportunities for harmonic cancellation with carrier-based PWM for two-level and multilevel cascaded inverters [J].
Holmes, DG ;
McGrath, BP .
IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 2001, 37 (02) :574-582
[5]   Reduced common-mode modulation strategies for cascaded multilevel inverters [J].
Loh, PC ;
Holmes, DG ;
Fukuta, Y ;
Lipo, TA .
IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 2003, 39 (05) :1386-1395
[6]  
McGrath BP, 2002, IEEE T IND ELECTRON, V49, P858, DOI [10.1109/TIE.2002.801073, 10.1109/TIE.2002.801073.]
[7]   Analysis of common mode Voltage - "Neutral shift" in medium voltage PWM adjustable speed drive (MV-ASD) systems [J].
Rendusara, DA ;
Cengelci, E ;
Enjeti, PN ;
Stefanovic, VR ;
Gray, JW .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2000, 15 (06) :1124-1133
[8]   Multilevel converters for large electric drives [J].
Tolbert, LM ;
Peng, FZ ;
Habetler, TG .
IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 1999, 35 (01) :36-44
[9]   Multilevel inverter modulation schemes to eliminate common-mode voltages [J].
Zhang, HR ;
von Jouanne, A ;
Dai, SA ;
Wallace, AK ;
Wang, F .
IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 2000, 36 (06) :1645-1653
[10]  
1999, TMS320FC240 DSP CONT