A simultaneous vertical and horizontal self-patterning method for deep three-dimensional microstructures

被引:10
作者
Hirose, Kenichiro [1 ]
Shiraishi, Fumitaka [1 ]
Mita, Yoshio [1 ]
机构
[1] Univ Tokyo, ISML, Elect & Elect Engn Grp, Tokyo, Japan
关键词
D O I
10.1088/0960-1317/17/7/S02
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper proposes a self-patterning method for simultaneous vertical and horizontal patterning of mu m scale three-dimensional structures. Only a directional deposition such as evaporation and sputtering over a sidewall-profile-controlled structure completes the patterning of the deposited material. The three-dimensional self-patterning structure is made with a simple resist-exposure technique combined with sidewall-profile-controlled deep reactive ion etching. This method is useful for the fabrication of microelectromechanical systems and semiconductor devices which need lithography on the sidewall and bottom of the deep trenches, or which use materials not compatible with the conventional lithography process. As an application of this method, a Phi 60 mu m x 40 mu m solenoid-type vertically buried inductor was fabricated, by aluminum evaporation of the profile-controlled three-dimensional structure.
引用
收藏
页码:S68 / S76
页数:9
相关论文
共 16 条
  • [1] Guidelines for etching silicon MEMS structures using fluorine high-density plasmas at cryogenic temperatures
    de Boer, MJ
    Gardeniers, JGE
    Jansen, HV
    Smulders, E
    Gilde, MJ
    Roelofs, G
    Sasserath, JN
    Elwenspoek, M
    [J]. JOURNAL OF MICROELECTROMECHANICAL SYSTEMS, 2002, 11 (04) : 385 - 401
  • [2] Harada T, 2006, ICMTS 2006: PROCEEDINGS OF THE 2006 INTERNATIONAL CONFERENCE ON MICROELECTRONIC TEST STRUCTURES, P149
  • [3] High-efficiency DC-DC converter chip size module with integrated soft ferrite
    Hayashi, ZC
    Katayama, Y
    Edo, M
    Nishio, H
    [J]. IEEE TRANSACTIONS ON MAGNETICS, 2003, 39 (05) : 3068 - 3072
  • [4] HIROSE K, 2005, MICROMECHANICS EUROP, P85
  • [5] HIROSE K, 2006, IEEE LEOS INT C OPT, P191
  • [6] Laermer F., 1996, Patent, Patent No. [5,501,893, 5501893]
  • [7] Larmer F., 1996, Patents, Patent No. [EP 625285, 625285]
  • [8] LIU C, 1998, IMTC98, V2, P1402
  • [9] Advanced etching of silicon based on deep reactive ion etching for silicon high aspect ratio microstructures and three-dimensional micro- and nanostructures
    Marty, F
    Rousseau, L
    Saadany, B
    Mercier, B
    Francais, O
    Mita, Y
    Bourouina, T
    [J]. MICROELECTRONICS JOURNAL, 2005, 36 (07) : 673 - 677
  • [10] Mita Y, 2006, PROC IEEE MICR ELECT, P114