Direct gravure printing (DGP) method for printing fine-line electrical circuits on ceramics

被引:21
作者
Kittilä, M [1 ]
Hagberg, J [1 ]
Jakku, E [1 ]
Leppävuori, S [1 ]
机构
[1] Univ Oulu, Microelect & Mat Phys Labs, FIN-90014 Oulu, Finland
来源
IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING | 2004年 / 27卷 / 02期
关键词
fine line; gravure; LTCC; printing; thick film;
D O I
10.1109/TEPM.2004.837959
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
The tendency toward higher packing densities and higher frequencies for telecommunication devices based on ceramic technology requires smaller dimensions for electrical wiring. Electrical thick-film circuits for ceramic and LTCC-substrates have, up to now, been printed with screen printing, where the printing lines width limit is about 125 mum in mass production. In this paper, a silicone polymer direct gravure printing (Si-DGP) process has been developed to perform smaller dimensions, down to 20 mum lines width, for electrical circuitry. In the DGP process, the conductor paste is doctored to the grooves of the gravure and then it is pressed against the substrate. The paste is, thus, printed directly onto the substrate from the patterned gravure. The results showed that, using the DGP process, it was possible to print conductor lines down to 20 mum in width. It was also noted that a 100 % transfer of paste from the grooves of the gravure could be obtained with commercial pastes using the silicone polymer gravure. A dried thickness of up to 28 mum was measured for the narrowest lines. Also conductor lines printed by the Si-DGP method were embedded inside LTCC-module.
引用
收藏
页码:109 / 114
页数:6
相关论文
共 14 条
[1]  
BARNWELL PG, 1999, P IEEE RF WIR C DENV, P259
[2]  
BOWLING RA, 1988, PARTICLES SURFACE, V1, P47
[3]  
Dziurdzia B., 1999, Microelectronics International, V16, P46, DOI 10.1108/13565369910293350
[4]   Gravure offset printing development for fine line thick film circuits [J].
Hagberg, Juha ;
Pudas, Marko ;
Leppavuori, Seppo ;
Elsey, Ken ;
Logan, Alison .
Microelectronics International, 2001, 18 (03) :32-35
[5]   Method for the manufacture of high quality gravure plates for printing fine line electrical circuits [J].
Hagberg, J ;
Leppävuori, S .
DEVICE AND PROCESS TECHNOLOGIES FOR MEMS AND MICROELECTRONICS, 1999, 3892 :313-320
[6]  
HAYAMA M, 2000, Patent No. 6051448
[7]  
HAYAMA M, 1997, Patent No. 5609704
[8]  
KITTILA M, 2002, P IMAPS KRAK POL, P341
[9]  
LEPPAVUORI S, 1994, P MAT RES SOC S, P85
[10]   A NEW PATTERNING PROCESS CONCEPT FOR LARGE-AREA TRANSISTOR-CIRCUIT FABRICATION WITHOUT USING AN OPTICAL MASK ALIGNER [J].
MIKAMI, Y ;
NAGAE, Y ;
MORI, Y ;
KUWABARA, K ;
SAITO, T ;
HAYAMA, H ;
ASADA, H ;
AKIMOTO, Y ;
KOBAYASHI, M ;
OKAZAKI, S ;
ASAKA, K ;
MATSUI, H ;
NAKAMURA, K ;
KANEKO, E .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1994, 41 (03) :306-314