A dual phase-locked loop for vortex flow metering

被引:24
作者
Clarke, DW [1 ]
Ghaoud, T [1 ]
机构
[1] Univ Oxford, Dept Engn Sci, Oxford OX1 3PJ, England
关键词
D O I
10.1016/S0955-5986(02)00092-4
中图分类号
TH [机械、仪表工业];
学科分类号
0802 ;
摘要
A vortex-shedding flow meter produces an approximately sinusoidal signal whose average frequency is proportional to volumetric flow rate. The frequency of vortex shedding varies over a large range (up to 1:100), depending on the size of the flow meter. The conventional frequency estimator uses a zero-crossing algorithm (ZC), but this approach fails at low flows, where the signal-to-noise ratio is poor. An alternative is to use a phase-locked loop (PLL), but typical single PLL designs cannot cope with a wide frequency range at high noise levels. This paper describes a dual PLL structure that can be used to track the vortex shedding frequency over the flow meter's full range of operation. This dual PLL provides improved accuracy and tracking ability compared with the conventional zero-crossing algorithm. (C) 2003 Elsevier Science Ltd. All rights reserved.
引用
收藏
页码:1 / 11
页数:11
相关论文
共 11 条
[1]  
Baker R. C, 1996, INTRO GUIDE IND FLOW
[2]  
BAKER SP, 1982, ISA T, V21, P23
[3]  
BEST RE, 1997, PHASE LOCKED LOOPS
[4]  
CLARKE D, 2001, PHASE LOCKED LOOPS C
[5]   Intelligent instrumentation [J].
Clarke, DW .
TRANSACTIONS OF THE INSTITUTE OF MEASUREMENT AND CONTROL, 2000, 22 (01) :3-27
[6]   Designing phase-locked loops for instrumentation applications [J].
Clarke, DW .
MEASUREMENT, 2002, 32 (03) :205-227
[7]   Modelling and tracking a vortex flow-meter signal [J].
Ghaoud, T ;
Clarke, DW .
FLOW MEASUREMENT AND INSTRUMENTATION, 2002, 13 (03) :103-117
[8]  
GHAOUD T, 2001, THESIS U OXFORD
[9]   Programmable hardware architectures for sensor validation [J].
Henry, MP ;
Archer, N ;
Atia, MRA ;
Bowles, J ;
Clarke, DW ;
Fraher, PMA ;
Page, I ;
Randall, G ;
Yang, JCY .
CONTROL ENGINEERING PRACTICE, 1996, 4 (10) :1339-1354
[10]  
HENRY MP, 1989, CONTR ENG PRACTICE, V1, P585