Exact and heuristic approaches to input vector control for leakage power reduction

被引:25
作者
Gao, F [1 ]
Hayes, JP [1 ]
机构
[1] Univ Michigan, Adv Comp Architecture Lab, Ann Arbor, MI 48109 USA
来源
ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS | 2004年
关键词
D O I
10.1109/ICCAD.2004.1382634
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We present two approaches to leakage power minimization in static CMOC circuits by means of input vector control (IVC). We model leakage effects using pseudo-Boolean functions. These are incorporated into an optimal integer linear programming model called VG-ILP that analyzes leakage variation with respect to a circuit's input vectors. A heuristic mixed-integer linear programming (MLP) method is also presented which has several advantages: it is faster, its accuracy can be quickly estimated, and trade-offs between runtime and optimality can easily be made. The proposed methods are used to generate a large set of experimental results on leakage reduction. It is shown that average leakage currents are usually 1.25 times the minimum, confirming the effectiveness of IVC. The heuristic MLP approach is much faster than exact ILP, while finding input vectors whose power consumption is only a few percent from the optimum.
引用
收藏
页码:527 / 532
页数:6
相关论文
共 13 条
[1]  
Abdollahi A, 2002, ISLPED'02: PROCEEDINGS OF THE 2002 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P213, DOI 10.1109/LPE.2002.1029605
[2]  
BOROS E, 2000, PSEUDO BOOLEAN OPTIM
[3]  
GBUPTA A, 2000, ACM T DES AUTOMAT EL, P510
[4]  
HACHTEL GD, 2000, LOGIC SYNTHESIS OPTI
[5]   A gate-level leakage power reduction method for ultra-low-power CMOS circuits [J].
Halter, JP ;
Najm, FN .
PROCEEDINGS OF THE IEEE 1997 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1997, :475-478
[6]  
Johnson M. C., 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P442, DOI 10.1109/DAC.1999.781357
[7]   A 0.9-V, 150-MHz, 10-mW, 4 mm(2), 2-D discrete cosine transform core processor with variable threshold-voltage (VT) scheme [J].
Kuroda, T ;
Fujita, T ;
Mita, S ;
Nagamatsu, T ;
Yoshioka, S ;
Suzuki, K ;
Sano, F ;
Norishima, M ;
Murota, M ;
Kako, M ;
Kinugawa, M ;
Kakumu, M ;
Sakurai, T .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (11) :1770-1779
[8]  
Naidu SR, 2001, DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, P370, DOI 10.1109/DATE.2001.915051
[9]  
Rao RM, 2003, ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, P689
[10]  
*SEM IND ASS, 2003 INT TECHN ROADM