Scheme for the fabrication of ultrashort channel metal-oxide-semiconductor field-effect transistors

被引:13
作者
Appenzeller, J
Martel, R
Solomon, P
Chan, K
Avouris, P
Knoch, J
Benedict, J
Tanner, M
Thomas, S
Wang, KL
del Alamo, JA
机构
[1] MIT, Cambridge, MA 02139 USA
[2] IBM Corp, Div Res, Thomas J Watson Res Ctr, Yorktown Heights, NY 10598 USA
[3] Rhein Westfal TH Aachen, Inst Phys 2, D-52056 Aachen, Germany
[4] IBM Corp, Semicond Res & Dev Ctr, Hopewell Junction, NY 12533 USA
[5] Univ Calif Los Angeles, Dept Elect Engn, Device Res Lab, Los Angeles, CA 90095 USA
关键词
D O I
10.1063/1.126956
中图分类号
O59 [应用物理学];
学科分类号
摘要
We present a scheme for the fabrication of ultrashort channel length metal-oxide-semiconductor field-effect transistors (MOSFETs) involving nanolithography and molecular-beam epitaxy. The active channel is undoped and is defined by a combination of nanometer-scale patterning and anisotropic etching of an n(++) layer grown on a silicon on insulator wafer. The method is self-limiting and can produce MOSFET devices with channel lengths of less than 10 nm. Measurements on the first batch of n-MOSFET devices fabricated with this approach show very good output characteristics and good control of short-channel effects. (C) 2000 American Institute of Physics. [S0003-6951(00)01727-7].
引用
收藏
页码:298 / 300
页数:3
相关论文
共 16 条
  • [1] Appenzeller J, 2000, ELECTROCHEM SOLID ST, V3, P84, DOI 10.1149/1.1390965
  • [2] Atomic force microscope tip-induced local oxidation of silicon: Kinetics, mechanism, and nanofabrication
    Avouris, P
    Hertel, T
    Martel, R
    [J]. APPLIED PHYSICS LETTERS, 1997, 71 (02) : 285 - 287
  • [3] Fabrication of midgap metal gates compatible with ultrathin dielectrics
    Buchanan, DA
    McFeely, FR
    Yurkas, JJ
    [J]. APPLIED PHYSICS LETTERS, 1998, 73 (12) : 1676 - 1678
  • [4] DAGATA J, 1995, SCIENCE, V270, P1638
  • [5] Frank D. J., 1992, International Electron Devices Meeting 1992. Technical Digest (Cat. No.92CH3211-0), P553, DOI 10.1109/IEDM.1992.307422
  • [6] Suppressed threshold voltage roll-off characteristic of 40nm gate length ultrathin SOI MOSFET
    Ishii, K
    Suzuki, E
    Kanemaru, S
    Maeda, T
    Nagai, K
    Sekigawa, T
    [J]. ELECTRONICS LETTERS, 1998, 34 (21) : 2069 - 2070
  • [7] Transistor operation of 30-nm gate-length EJ-MOSFETs
    Kawaura, H
    Sakamoto, T
    Baba, T
    Ochiai, Y
    Fujita, J
    Matsui, S
    Sone, J
    [J]. IEEE ELECTRON DEVICE LETTERS, 1998, 19 (03) : 74 - 76
  • [8] FABRICATION OF 0.1-MU-M METAL-OXIDE-SEMICONDUCTOR FIELD-EFFECT TRANSISTORS WITH THE ATOMIC-FORCE MICROSCOPE
    MINNE, SC
    SOH, HT
    FLUECKIGER, P
    QUATE, CF
    [J]. APPLIED PHYSICS LETTERS, 1995, 66 (06) : 703 - 705
  • [9] CURRENT-VOLTAGE CHARACTERISTICS OF SILICON-ON-INSULATOR METAL-OXIDE-SEMICONDUCTOR FIELD-EFFECT TRANSISTORS IN BALLISTIC MODE
    NATORI, K
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1994, 33 (1B): : 554 - 557
  • [10] BALLISTIC METAL-OXIDE-SEMICONDUCTOR FIELD-EFFECT TRANSISTOR
    NATORI, K
    [J]. JOURNAL OF APPLIED PHYSICS, 1994, 76 (08) : 4879 - 4890