Ultimately thin double-gate SOI MOSFETs

被引:177
作者
Ernst, T [1 ]
Cristoloveanu, S
Ghibaudo, G
Ouisse, T
Horiguchi, S
Ono, Y
Takahashi, Y
Murase, K
机构
[1] UJF, UMR CNRS, INPG, Inst Microelect Electromagnetism & Photon, F-38016 Grenoble 1, France
[2] NTT Corp, Basic Res Labs, Kanagawa 2430198, Japan
关键词
double gate; mobility; MOS transistor; MOSFET; SOI; thin film;
D O I
10.1109/TED.2003.811371
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The operation of 1-3 nm thick SOI MOSFETs, in double-gate (PG) mode and single-gate (SG) mode (for either front or back channel), is systematically analyzed. Strong interface coupling and threshold voltage variation, large influence of substrate depletion underneath the buried oxide, absence of drain current transients, degradation in electron mobility are typical effects in these ultra-thin MOSFETs. The comparison of SG and DG configurations demonstrates the superiority of DG-MOSFETs: ideal subthreshold swing and remarkably improved transconductance (consistently higher than twice the value in SG-MOSFETs). The experimental data and the difference between SG and DG modes is explained by combining classical models with quantum calculations. The key effect in ultimately thin DG-MOSFETs is volume inversion, which primarily leads to an Improvement in mobility, whereas the total inversion charge is only marginally modified.
引用
收藏
页码:830 / 838
页数:9
相关论文
共 50 条
[1]  
Abramo A., 1998, Simulation of Semiconductor Processes and Devices 1998. SISPAD 98, P121
[2]   A compact Double-Gate MOSFET model comprising quantum-mechanical and nonstatic effects [J].
Baccarani, G ;
Reggiani, S .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1999, 46 (08) :1656-1666
[3]   DOUBLE-GATE SILICON-ON-INSULATOR TRANSISTOR WITH VOLUME INVERSION - A NEW DEVICE WITH GREATLY ENHANCED PERFORMANCE [J].
BALESTRA, F ;
CRISTOLOVEANU, S ;
BENACHIR, M ;
BRINI, J ;
ELEWA, T .
IEEE ELECTRON DEVICE LETTERS, 1987, 8 (09) :410-412
[4]  
Chan MS, 1995, INTERNATIONAL ELECTRON DEVICES MEETING, 1995 - IEDM TECHNICAL DIGEST, P631, DOI 10.1109/IEDM.1995.499299
[5]   ELECTRON-MOBILITY BEHAVIOR IN EXTREMELY THIN SOI MOSFETS [J].
CHOI, JH ;
PARK, YJ ;
MIN, HS .
IEEE ELECTRON DEVICE LETTERS, 1995, 16 (11) :527-529
[6]  
COLINGE JP, 1997, SOI TECHNOLOGY MAT V
[7]   ADJUSTABLE CONFINEMENT OF THE ELECTRON-GAS IN DUAL-GATE SILICON-ON-INSULATOR MOSFETS [J].
CRISTOLOVEANU, S ;
IOANNOU, DE .
SUPERLATTICES AND MICROSTRUCTURES, 1990, 8 (01) :131-135
[8]   A review of the pseudo-MOS transistor in SOI wafers: Operation, parameter extraction, and applications [J].
Cristoloveanu, S ;
Munteanu, D ;
Liu, MST .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2000, 47 (05) :1018-1027
[9]  
Cristoloveanu S., 1995, ELECT CHARACTERIZATI
[10]   Fully depleted dual-gated thin-film SOI P-MOSFET's fabricated in SOI islands with an isolated buried polysilicon backgate [J].
Denton, JP ;
Neudeck, GW .
IEEE ELECTRON DEVICE LETTERS, 1996, 17 (11) :509-511