Interfacial layer-induced mobility degradation in high-k transistors

被引:66
作者
Bersuker, G [1 ]
Barnett, J [1 ]
Moumen, N [1 ]
Foran, B [1 ]
Young, CD [1 ]
Lysaght, P [1 ]
Peterson, J [1 ]
Lee, BH [1 ]
Zeitzoff, PM [1 ]
Huff, HR [1 ]
机构
[1] Int SEMATECH, Austin, TX USA
来源
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS | 2004年 / 43卷 / 11B期
关键词
high-k dielectrics; interface; mobility;
D O I
10.1143/JJAP.43.7899
中图分类号
O59 [应用物理学];
学科分类号
摘要
Analysis of electrical and scanning transmission electron microscopy (STEM) and electron energy loss spectra (EELS) data suggests that Hf-based high-k dielectrics deposited on a SiO2 layer modifies the oxygen content of the latter resulting in reduction of the oxide energy band gap and correspondingly increasing its k value. High-k deposition on thinner SiO2 films, below 1.1 nm, may lead to the formation of a highly oxygen deficient amorphous interfacial layer adjacent to the Si substrate. This layer was identified as an important factor contributing to mobility degradation in high-k transistors.
引用
收藏
页码:7899 / 7902
页数:4
相关论文
共 10 条
  • [1] Integration issues of HIGH-K gate stack: Process-induced charging
    Bersuker, G
    Gutt, J
    Chaudhary, N
    Moumen, N
    Lee, BH
    Barnett, J
    Gopalan, S
    Kim, BY
    Young, CD
    Peterson, J
    Li, HJ
    Zeitzoff, PM
    Sim, JH
    Lysaght, P
    Gardner, M
    Murto, RW
    Huff, HR
    [J]. 2004 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS, 2004, : 479 - 484
  • [2] High-κ/metal-gate stack and its MOSFET characteristics
    Chau, R
    Datta, S
    Doczy, M
    Doyle, B
    Kavalieros, J
    Metz, M
    [J]. IEEE ELECTRON DEVICE LETTERS, 2004, 25 (06) : 408 - 410
  • [3] High-k gate stacks for planar, scaled CMOS integrated circuits
    Huff, HR
    Hou, A
    Lim, C
    Kim, Y
    Barnett, J
    Bersuker, G
    Brown, GA
    Young, CD
    Zeitzoff, PM
    Gutt, J
    Lysaght, P
    Gardner, MI
    Murto, RW
    [J]. MICROELECTRONIC ENGINEERING, 2003, 69 (2-4) : 152 - 167
  • [4] Electronic properties of the Si/SiO2 interface from first principles
    Neaton, JB
    Muller, DA
    Ashcroft, NW
    [J]. PHYSICAL REVIEW LETTERS, 2000, 85 (06) : 1298 - 1301
  • [5] DIRECT-CURRENT MEASUREMENTS OF OXIDE AND INTERFACE TRAPS ON OXIDIZED SILICON
    NEUGROSCHEL, A
    SAH, CT
    HAN, KM
    CARROLL, MS
    NISHIDA, T
    KAVALIEROS, JT
    LU, Y
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1995, 42 (09) : 1657 - 1662
  • [6] Application of metastable phase diagrams to silicate thin films for alternative gate dielectrics
    Stemmer, S
    Chen, ZQ
    Levi, CG
    Lysaght, PS
    Foran, B
    Gisby, JA
    Taylor, JR
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2003, 42 (6A): : 3593 - 3597
  • [7] STESMAN A, 2003, P INT S SIL NITR SIL, P66
  • [8] Correlation of annealing effects on local electronic structure and macroscopic electrical properties for HfO2 deposited by atomic layer deposition
    Wilk, GD
    Muller, DA
    [J]. APPLIED PHYSICS LETTERS, 2003, 83 (19) : 3984 - 3986
  • [9] Yamasaki T, 2000, ELEC SOC S, V2000, P295
  • [10] Charge trapping and device performance degradation in MOCVD Hafnium-based gate dielectric stack structures
    Young, CD
    Bersuker, G
    Brown, GA
    Lysaght, P
    Zeitzoff, P
    Murto, RW
    Huff, HR
    [J]. 2004 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS, 2004, : 597 - 598