共 17 条
- [3] 30nm physical gate length CMOS transistors with 1.0 ps n-MOS and 1.7 ps p-MOS gate delays [J]. INTERNATIONAL ELECTRON DEVICES MEETING 2000, TECHNICAL DIGEST, 2000, : 45 - 48
- [4] CHOI R, 2000, IEDM TECH DIG, P613
- [5] DATTA S, 2003, IEDM TECH DIG, P63
- [7] Gusev E.P., 2001, IEDM Tech. Dig, P451, DOI [DOI 10.1109/IEDM.2001.979537, 10.1109/IEDM.2001.979537]
- [8] Hobbs C., 2003, 2003 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.03CH37407), P9, DOI 10.1109/VLSIT.2003.1221060
- [9] Inumiya S., 2003, 2003 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.03CH37407), P17, DOI 10.1109/VLSIT.2003.1221064
- [10] KIM Y, 2003, S VLSI, P167