Achieving high encoding efficiency with partial dynamic LFSR reseeding

被引:49
作者
Krishna, CV [1 ]
Jas, A [1 ]
Touba, NA [1 ]
机构
[1] Univ Texas, Dept Elect & Comp Engn, Comp Engn Res Ctr, Austin, TX 78712 USA
关键词
design; reliability; built-in self-test; compression; linear finite shift register; reseeding;
D O I
10.1145/1027084.1027089
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 [计算机科学与技术];
摘要
Previous forms of LFSR reseeding have been static (i.e., test application is stopped while each seed is loaded) and have required full reseeding (i.e., the length of the seed is equal to the length of the LFSR). A new form of LFSR reseeding is described here that is dynamic (i.e., the seed is incrementally modified while test application proceeds) and allows partial reseeding (i.e. length of the seed is less than that of the LFSR). In addition to providing better encoding efficiency, partial dynamic LFSR reseeding has a simpler hardware implementation than previous schemes based on multiple-polynomial LFSRs.
引用
收藏
页码:500 / 516
页数:17
相关论文
共 22 条
[1]
[Anonymous], 2001, INT TECHNOLOGY ROADM
[2]
[Anonymous], P EUR TEST C
[3]
[Anonymous], P ICCAD
[4]
[Anonymous], 1989, SYSTEMS ISCAS
[5]
BARDELL PH, 1982, P INT TEST C, P200
[6]
OPMISR: The foundation for compressed ATPG vectors [J].
Barnhart, C ;
Brunkhorst, V ;
Distler, F ;
Farnsworth, O ;
Keller, B ;
Koenemann, B .
INTERNATIONAL TEST CONFERENCE 2001, PROCEEDINGS, 2001, :748-757
[7]
Bayraktaroglu I, 2001, DES AUT CON, P151, DOI 10.1109/DAC.2001.935494
[8]
CHEN CL, 1986, IEEE T COMPUT, V35, P1086, DOI 10.1109/TC.1986.1676718
[9]
BUILT-IN-TEST FOR CIRCUITS WITH SCAN BASED ON RESEEDING OF MULTIPLE-POLYNOMIAL LINEAR FEEDBACK SHIFT REGISTERS [J].
HELLEBRAND, S ;
RAJSKI, J ;
TARNICK, S ;
VENKATARAMAN, S ;
COURTOIS, B .
IEEE TRANSACTIONS ON COMPUTERS, 1995, 44 (02) :223-233
[10]
Hellebrand S., 1992, Proceedings International Test Conference 1992 (Cat. No.92CH3191-4), P120, DOI 10.1109/TEST.1992.527812