SOI for digital CMOS VLSI: Design considerations and advances

被引：73

作者：

Chuang, CT ^{[1
]}

Lu, PF ^{[1
]}

Anderson, CJ ^{[1
]}

机构：

[1] IBM Corp, Div Res, TJ Watson Res Ctr, Yorktown Heights, NY 10598 USA

来源：

PROCEEDINGS OF THE IEEE | 1998年 / 86卷 / 04期

关键词：

CMOS digital integrated circuits; CMOS integrated circuits; CMOS memory circuits; silicon-on-insulator technology;

D O I：

10.1109/5.663545

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper reviews the recent advances of silicon-on-insulator (SOI) technology for complementary metal-oxide-semiconductor (CMOS) very-large-scale-integration memory and logic applications. Static random access memories (SRAM's), dynamic random access memories (DRAM's), and digital CMOS logic circuits are considered. Particular emphases are placed on the design issues and advantages resulting from the unique SOI device structure. The impact of floating-body in partially depleted devices on the circuit operation, stability, and functionality are addressed. The use of smart-body contact to improve the power and delay performance is discussed, as are global design issues.

引用

页码：689 / 720

页数：32

共 79 条

[1]

[Anonymous], P IEEE INT REL PHYS

[2] AN EXPERIMENTAL 256-MB DRAM WITH BOOSTED SENSE-GROUND SCHEME [J].

ASAKURA, M ;

OOISHI, T ;

TSUKUDE, M ;

TOMISHIMA, S ;

EIMORI, T ;

HIDAKA, H ;

OHNO, Y ;

ARIMOTO, K ;

FUJISHIMA, K ;

NISHIMURA, T ;

YOSHIHARA, T .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1994, 29 (11) :1303-1309

[3]

ASAKURA M, 1994, ISSCC DIG TECH PAPER, P140

[4]

ASSADERAGHI F, 1994, INTERNATIONAL ELECTRON DEVICES MEETING 1994 - IEDM TECHNICAL DIGEST, P809, DOI 10.1109/IEDM.1994.383301

[5] A 7.9/5.5psec room/low temperature SOI CMOS [J].

Assaderaghi, F ;

Rausch, W ;

Ajmera, A ;

Leobandung, E ;

Schepis, D ;

Wagner, L ;

Wann, HJ ;

Bolam, J ;

Yee, D ;

Davari, B ;

Shahidi, G .

INTERNATIONAL ELECTRON DEVICES MEETING - 1997, TECHNICAL DIGEST, 1997, :415-418

[6]

ASSADERAGHI F, 1996, P IEEE INT SOI C, P66

[7]

ATON T, 1996, S VLSI TECHN, P98

[8] ESD RELIABILITY AND PROTECTION SCHEMES IN SOI CMOS OUTPUT BUFFERS [J].

CHAN, MS ;

YUEN, SS ;

MA, ZJ ;

HUI, KY ;

KO, PK ;

HU, CM .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 1995, 42 (10) :1816-1821

[9]

CHAPPELL T, 1991, ISSCC, P50

[10] Scalability of partially depleted SOI technology for sub-0.25μm logic applications [J].

Chau, R ;

Arghavani, R ;

Alavi, M ;

Douglas, D ;

Greason, J ;

Green, R ;

Tyagi, S ;

Xu, J ;

Packan, P ;

Yu, S ;

Liang, CL .

INTERNATIONAL ELECTRON DEVICES MEETING - 1997, TECHNICAL DIGEST, 1997, :591-594

← 1 2 3 4 5 6 7 8 →