3D processing technology and its impact on iA32 microprocessors

被引:96
作者
Black, B [1 ]
Nelson, DW [1 ]
Webb, C [1 ]
Samra, N [1 ]
机构
[1] Intel Corp, Santa Clara, CA 95051 USA
来源
IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS | 2004年
关键词
D O I
10.1109/ICCD.2004.1347939
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This short paper explores an implementation of a new technology called 3D die stacking and describes research activity at Intel. 3D die stacking is the bonding of two die either face-to face or face-to-back in order to construct the 3D structure. In this work a face-to face bonding is utilized because it yields a higher density die-to-die inter-connect than is possible with,face-to-back. With sufficiently dense die-to-die interconnect devices as complex as an iA32 microprocessor can be repartitioned or split between two die in order to simultaneously improve performance and power. The 3D structure of this emerging technology is examined and applied in this paper to a real x86 deeply pipelined high performance microprocessor. In this initial study, it is shown that a 3D implementation can potentially improve the performance by 15% while improving power by 15%.
引用
收藏
页码:316 / 318
页数:3
相关论文
共 7 条
  • [1] DENG Y, 2001, ISPD, P171
  • [2] JOYNER J, P IEEE 2002 INT INT, P148
  • [3] Mayega J., 2003, GLSVLSI, P141
  • [4] MORROW P, IN PRESS P 2004 ADV
  • [5] System-level performance evaluation of three-dimensional integrated circuits
    Rahman, A
    Reif, R
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2000, 8 (06) : 671 - 678
  • [6] RAHMAN A, P IEEE 2000 INT INT, P18
  • [7] Wafer-level 3D manufacturing issues for streaming video processors
    Zeng, AY
    Lu, JQ
    Gutmann, RJ
    Rose, K
    [J]. 2004 IEEE/SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE AND WORKSHOP: ADVANCING THE SCIENCE AND TECHNOLOGY OF SEMICONDUCTOR MANUFACTURING EXCELLENCE, 2004, : 247 - 251