Symbolic forward/backward traversals of large finite state machines

被引:5
作者
Cabodi, G [1 ]
Camurati, P [1 ]
Quer, S [1 ]
机构
[1] Politecn Torino, Dipartimento Automat & Informat, I-10129 Turin, Italy
关键词
BDD; FSM; symbolic techniques; formal verification; ATPG;
D O I
10.1016/S1383-7621(00)00014-X
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Symbolic traversals are state-of-the-art techniques for proving the input/output equivalence of finite state machines. Due to state space explosion, they are currently limited to medium-small circuits. Starting from the limits of standard techniques, this paper presents a mix of approximate forward and exact backward traversals that results in an exact exploration of the state space of large machines. This is possible, thanks to efficient pruning that restricts the search space during backward traversal using the information coming from the approximate forward traversal step. Experimental results confirm that we are able to explore for the first time some of the larger ISCAS'89 and MCNC circuits, that have been until now outside the scope of exact symbolic techniques. We are also able to generate the test patterns for or to tag as undetectable stuck-at faults with few exceptions. (C) 2000 Elsevier Science B.V. All rights reserved.
引用
收藏
页码:1137 / 1158
页数:22
相关论文
共 26 条
[1]  
[Anonymous], 1989, SYSTEMS ISCAS
[2]  
BRACE KS, 1990, P 27 ACM IEEE DES AU, P40
[3]  
BRYANT RE, 1986, IEEE T COMPUT, V35, P677, DOI 10.1109/TC.1986.1676819
[4]  
BRYANT RE, 1992, COMPUT SURV, V24, P293, DOI 10.1145/136035.136043
[5]   SYMBOLIC MODEL CHECKING FOR SEQUENTIAL-CIRCUIT VERIFICATION [J].
BURCH, JR ;
CLARKE, EM ;
LONG, DE ;
MCMILLAN, KL ;
DILL, DL .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1994, 13 (04) :401-424
[6]   Symbolic FSM traversals based on the transition relation [J].
Cabodi, G ;
Camurati, P .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1997, 16 (05) :448-457
[7]  
CABODI G, 1994, PR IEEE COMP DESIGN, P230, DOI 10.1109/ICCD.1994.331895
[8]  
CABODI G, 1994, INTERNATIONAL TEST CONFERENCE 1994, PROCEEDINGS, P980, DOI 10.1109/TEST.1994.528047
[9]  
CABODI G, 1994, EURO-DAC '94 WITH EURO-VHDL 94, PROCEEDINGS, P22
[10]  
CABODI G., 1994, P IEEE ISCAS 94 LOND, P25