SPECIAL-PURPOSE COMPUTER FOR DIGITAL SIGNAL-PROCESSING

被引:7
作者
DEMORI, R
RIVOIRA, S
SERRA, A
机构
[1] IST ELETTROTEC NAZL GALILEO FERRARIS, TURIN, ITALY
[2] POLITECN TORINO, CNR, CTR ELABORAZIONE NUMERALE SEGNALI, IST ELETTROTEC, TURIN, ITALY
关键词
D O I
10.1109/T-C.1975.224164
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
引用
收藏
页码:1202 / 1211
页数:10
相关论文
共 13 条
[1]   OPTIMIZATION AND COMPARISON OF FIXED-POINT IMPLEMENTATIONS FOR FIRST-AND SECOND-ORDER DIGITAL BLOCKS [J].
CALCAGNO, P ;
MEO, AR .
IEEE TRANSACTIONS ON AUDIO AND ELECTROACOUSTICS, 1971, AU19 (04) :314-&
[2]  
CIAFFI F, 1970, 6TH P INT S INF PROC, pD2
[3]   SUGGESTION FOR AN IC FAST PARALLEL MULTIPLIER [J].
DEMORI, R .
ELECTRONICS LETTERS, 1969, 5 (03) :50-&
[4]  
DEMORI R, 1973, 44TH P CONV AUD ENG
[5]  
DEMORI R, 1971, REDUCED PARALLEL MUL
[7]  
GILLI L, 1969, SEP P S DES LOG SYST, P67
[8]   FDP, FAST PROGRAMMABLE SIGNAL PROCESSOR [J].
GOLD, B ;
LEBOW, IL ;
MCHUGH, PG ;
RADER, CM .
IEEE TRANSACTIONS ON COMPUTERS, 1971, C 20 (01) :33-&
[9]  
GOLD B, 1966, 1966 SPRING JOINT CO, V28
[10]  
Gold B., 1969, DIGITAL PROCESSING S