A 4-MB NAND EEPROM WITH TIGHT PROGRAMMED VT DISTRIBUTION

被引:18
作者
MOMODOMI, M
TANAKA, T
IWATA, Y
TANAKA, Y
OODAIRA, H
ITOH, Y
SHIROTA, R
OHUCHI, K
MASUOKA, F
机构
[1] TOSHIBA CO LTD,SEMICOND DEVICE ENGN LAB,KAWASAKI 210,JAPAN
[2] TOSHIBA CO LTD,TOSHIBA RES & DEV CTR,MOS LSI MEMORY RES GRP,KAWASAKI 210,JAPAN
关键词
D O I
10.1109/4.75044
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper describes a 5-V-only 4-Mb (512K x 8 b) NAND EEPROM with tight programmed threshold voltage (V(t)) distribution, controlled by a novel program verify technique. A tight programmed V(t) distribution width of 0.8 V for the 4-Mb cell array is achieved. By introducing a compact row-decoder circuit, the die size of 7.28 mm x 15.31 mm is accomplished using 1.0-mu-m design rules. A unique twin p-well structure has made it possible to realize low-power 5-V-only erase/program operation easily and 100K cycle endurance.
引用
收藏
页码:492 / 496
页数:5
相关论文
共 11 条
  • [1] Aritome S., 1990, 28th Annual Proceedings. Reliability Physics 1990 (Cat. No.90CH2787-0), P259, DOI 10.1109/RELPHY.1990.66097
  • [2] A HIGH-DENSITY NAND EEPROM WITH BLOCK-PAGE PROGRAMMING FOR MICROCOMPUTER APPLICATIONS
    IWATA, Y
    MOMODOMI, M
    TANAKA, T
    OODAIRA, H
    ITOH, Y
    NAKAYAMA, R
    KIRISAWA, R
    ARITOME, S
    ENDOH, T
    SHIROTA, R
    OHUCHI, K
    MASUOKA, F
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (02) : 417 - 424
  • [3] KIRISAWA R, 1989, MAY S VLSI TECHN DIG, P129
  • [4] A 90-NS ONE-MILLION ERASE PROGRAM CYCLE 1-MBIT FLASH MEMORY
    KYNETT, VN
    FANDRICH, ML
    ANDERSON, J
    DIX, P
    JUNGROTH, O
    KREIFELS, JA
    LODENQUAI, RA
    VAJDIC, B
    WELLS, S
    WINSTON, MD
    YANG, L
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1989, 24 (05) : 1259 - 1264
  • [5] Masuoka F., 1987, IEDM, P552
  • [6] AN EXPERIMENTAL 4-MBIT CMOS EEPROM WITH A NAND-STRUCTURED CELL
    MOMODOMI, M
    ITOH, Y
    SHIROTA, R
    IWATA, Y
    NAKAYAMA, R
    KIRISAWA, R
    TANAKA, T
    ARITOME, S
    ENDOH, T
    OHUCHI, K
    MASUOKA, F
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1989, 24 (05) : 1238 - 1243
  • [7] SEKI K, 1990, ISSCC, P60
  • [8] SHIROTA R, 1988, MAY S VLSI TECHN DIG, P33
  • [9] STIEGLER H, 1990, JUN S VLSI CIRC DIG, P103
  • [10] TANAKA T, 1989, MAY S VLSI CIRC DIG, P105