ON THE TRANSIENT OPERATION OF PARTIALLY DEPLETED SOI NMOSFETS

被引:15
作者
GAUTIER, J
SUN, JYC
机构
[1] IBM Research Division, T. J. Watson Research Center, NY 10598, Yorktown Heights
[2] LETI (CEATechnologies Avancees), 38054
关键词
D O I
10.1109/55.468279
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The transient operation of partially depleted (PD) Silicon-On-Insulator (SOI) NMOSFET's is investigated, based on two-dimensional numerical simulations, The studied devices have a gate length of 0.2 mu m and a floating body, They are designed for a supply voltage of 2 V. In the ease of gate transient, we show that the body voltage is more influenced by the capacitive coupling with the gate electrode than the impact ionization current, Further, we demonstrate, for the first time, that the anomalous subthreshold slope, that exists in a de static transfer I-V curve, doesn't exist in fast transient mode because the minimum time constant for body charging by impact ionization current is on the order of 3 ns in such devices.
引用
收藏
页码:497 / 499
页数:3
相关论文
共 9 条
[1]   MONTE-CARLO SIMULATION OF TRANSPORT IN TECHNOLOGICALLY SIGNIFICANT SEMICONDUCTORS OF THE DIAMOND AND ZINCBLENDE STRUCTURES .1. HOMOGENEOUS TRANSPORT [J].
FISCHETTI, MV .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1991, 38 (03) :634-649
[2]   ANOMALOUS SUBTHRESHOLD CURRENT VOLTAGE CHARACTERISTICS OF N-CHANNEL SOI MOSFETS [J].
FOSSUM, JG ;
SUNDARESAN, R ;
MATLOUBIAN, M .
IEEE ELECTRON DEVICE LETTERS, 1987, 8 (11) :544-546
[3]  
FURKAY S, 1993, FIELDAY 2 USERS MANU
[4]   NUMERICAL-ANALYSIS OF SWITCHING CHARACTERISTICS IN SOI MOSFETS [J].
KATO, K ;
TANIGUCHI, K .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1986, 33 (01) :133-139
[5]   PARASITIC TRANSIENTS INDUCED BY FLOATING SUBSTRATE EFFECT AND BIPOLAR-TRANSISTOR ON SOI TECHNOLOGIES [J].
LEROUX, C ;
GAUTIER, J ;
AUBERTONHERVE, AJ ;
GIFFARD, B ;
SPALANZANI, M .
MICROELECTRONIC ENGINEERING, 1991, 15 (1-4) :199-202
[6]   EFFECT OF IMPACT IONIZATION ON HOT-CARRIER ENERGY AND MOMENTUM RELAXATION IN SEMICONDUCTORS [J].
SCHOLL, E ;
QUADE, W .
JOURNAL OF PHYSICS C-SOLID STATE PHYSICS, 1987, 20 (31) :L861-L867
[7]   A ROOM-TEMPERATURE 0.1 MU-M CMOS ON SOI [J].
SHAHIDI, GG ;
ANDERSON, CA ;
CHAPPELL, BA ;
CHAPPELL, TI ;
COMFORT, JH ;
DAVARI, B ;
DENNARD, RH ;
FRANCH, RL ;
MCFARLAND, PA ;
NEELY, JS ;
NING, TH ;
POLCARI, MR ;
WARNOCK, JD .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1994, 41 (12) :2405-2412
[8]  
SUH D, 1994, INTERNATIONAL ELECTRON DEVICES MEETING 1994 - IEDM TECHNICAL DIGEST, P661, DOI 10.1109/IEDM.1994.383323
[9]   APPLICATIONS OF SCALING TO PROBLEMS IN HIGH-FIELD ELECTRONIC TRANSPORT [J].
THORNBER, KK .
JOURNAL OF APPLIED PHYSICS, 1981, 52 (01) :279-290