WAFER-SCALE INTEGRATION AND 2-LEVEL PIPELINED IMPLEMENTATIONS OF SYSTOLIC ARRAYS

被引：69

作者：

KUNG, HT

LAM, MS

机构：

来源：

关键词：

D O I：

10.1016/0743-7315(84)90010-8

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

引用

页码：32 / 63

页数：32

共 31 条

[1] WAFER-SCALE INTEGRATION - FAULT-TOLERANT PROCEDURE [J].

AUBUSSON, RC ;

CATT, I .

[2]

Evans R. A., 1983, VLSI '83. Proceedings of the IFIP TC WG 10.5 International Conference on Very Large Scale Integration, P227

[3]

Fisher A. L., 1983, 10th Annual International Conference on Computer Architecture Conference Proceedings, P48, DOI 10.1145/800046.801637

[4]

Fisher A. L., 1983, Third Caltech Conference on Very Large Scale Integration, P287

[5]

Fussell D., 1982, 9th Annual Symposium on Computer Architecture, P190

[6]

GENTLEMAN WM, 1981, P SOC PHOTO-OPT INST, V298, P19

[7]

GREENE JW, 1983, CONFIGURATION VLSI A

[8]

GUIBAS LJ, 1979, JAN P C VER LARG SCA, P509

[9]

HELLER DE, 1982, JAN P MIT C ADV RES, P113

[10]

Koren I., 1981, 8th Annual Symposium on Computer Architecture, P425