SYNCHRONIZATION AND ARBITRATION CIRCUITS IN DIGITAL SYSTEMS

被引：34

作者：

KINNIMENT, DJ ^{[1
]}

WOODS, JV ^{[1
]}

机构：

[1] UNIV MANCHESTER,DEPT CROP SCI,MANCHESTER M13 9PL,ENGLAND

来源：

PROCEEDINGS OF THE INSTITUTION OF ELECTRICAL ENGINEERS-LONDON | 1976年 / 123卷 / 10期

关键词：

D O I：

10.1049/piee.1976.0212

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

页码：961 / 966

页数：6

共 11 条

[1] TIME LOSS THROUGH GATING OF ASYNCHRONOUS LOGIC SIGNAL PULSES [J].

CATT, I .

IEEE TRANSACTIONS ON ELECTRONIC COMPUTERS, 1966, EC15 (01) :108-&

[2] ANOMALOUS BEHAVIOR OF SYNCHRONIZER AND ARBITER CIRCUITS [J].

CHANEY, TJ ;

MOLNAR, CE .

[3]

CHANEY TJ, 1972, IEEE COMPUTER SOC C

[4]

Corsini P., 1975, Digital Processes, V1, P67

COURANZ, GR ;

WANN, DF .

[6]

COURANZ GR, 1969, 15 WASH U COMP SYST

[7]

Dijkstra E. W., 1968, Programming languages, P43

[8]

KINNIMENT DJ, 1972, IERE IEE BCS C COMPU

[9]

LITTLEFIELD WM, 1966, 10 WASH U COMP SYST

[10]

PATIL SS, 1974, MIT103 COMP STRUCT G