ON AREA AND YIELD CONSIDERATIONS FOR FAULT-TOLERANT VLSI PROCESSOR ARRAYS

被引:37
作者
KOREN, I [1 ]
BREUER, MA [1 ]
机构
[1] UNIV SO CALIF,DEPT ELECT ENGN SYST,LOS ANGELES,CA 90007
关键词
D O I
10.1109/TC.1984.5009312
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
引用
收藏
页码:21 / 27
页数:7
相关论文
共 8 条
[1]  
BEAUDRY MD, 1978, IEEE T COMPUT, V27, P540, DOI 10.1109/TC.1978.1675145
[2]  
Carter W. C., 1977, 7th Annual International Conference on Fault-Tolerant Computing, P117
[3]   FAULT-TOLERANT 64K DYNAMIC RANDOM-ACCESS MEMORY [J].
CENKER, RP ;
CLEMONS, DG ;
HUBER, WR ;
PETRIZZI, JB ;
PROCYK, FJ ;
TROUT, GM .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1979, 26 (06) :853-860
[4]  
CLIFF RA, 1980, IEEE T COMPUT, V29, P125, DOI 10.1109/TC.1980.1675536
[5]  
Gay F. A., 1979, Ninth Annual International Symposium on Fault-Tolerant Computing, P51
[6]  
KOREN I, 1981, 8TH P S COMP ARCH, P426
[7]  
SEDMAK RM, 1980, IEEE T COMPUT, V29, P492, DOI 10.1109/TC.1980.1675608
[8]   YIELD MODEL FOR PRODUCTIVITY OPTIMIZATION OF VLSI MEMORY CHIPS WITH REDUNDANCY AND PARTIALLY GOOD PRODUCT [J].
STAPPER, CH ;
MCLAREN, AN ;
DRECKMANN, M .
IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1980, 24 (03) :398-409