SHORT-CHANNEL MOS-TRANSISTORS IN THE AVALANCHE-MULTIPLICATION REGIME

被引：20

作者：

MULLER, W

RISCH, L

SCHUTZ, A

机构：

[1] VIENNA TECH UNIV,INST ALLGEMEINE ELEKTROTECH & ELEKTR,A-1040 VIENNA,AUSTRIA

[2] LUDWIG BOLTZMANN INST FESTKORPERPHYS,A-1040 WIEN,AUSTRIA

来源：

IEEE TRANSACTIONS ON ELECTRON DEVICES | 1982年 / 29卷 / 11期

关键词：

D O I：

10.1109/T-ED.1982.21026

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

页码：1778 / 1784

页数：7

共 13 条

[1] SURFACE CONDUCTION IN SHORT-CHANNEL MOS DEVICES AS A LIMITATION TO VLSI SCALING [J].

EITAN, B ;

FROHMANBENTCHKOWSKY, D .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 1982, 29 (02) :254-266

[2] CHARACTERISTICS AND LIMITATION OF SCALED-DOWN MOSFETS DUE TO 2-DIMENSIONAL FIELD-EFFECT [J].

MASUDA, H ;

NAKAI, M ;

KUBO, M .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 1979, 26 (06) :980-986

[3] DEEP-IMPLANT 1-MU-M MOSFET STRUCTURE WITH IMPROVED THRESHOLD CONTROL FOR VLSI CIRCUITRY [J].

RISCH, L ;

WERNER, C ;

MULLER, W ;

WIEDER, AW .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 1982, 29 (04) :601-606

[4]

SCHUTZ A, UNPUB IEEE T COMPUTE, V1

[5] MINIMOS - A TWO-DIMENSIONAL MOS-TRANSISTOR ANALYZER [J].

SELBERHERR, S ;

SCHUTZ, A ;

POTZL, HW .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 1980, 27 (08) :1540-1550

[6]

Sigusch R., 1980, International Electron Devices Meeting. Technical Digest, P429

[7]

SUN E, 1978, IEDM, P478

[8] NUMERICAL-MODEL OF AVALANCHE BREAKDOWN IN MOSFETS [J].

TOYABE, T ;

YAMAGUCHI, K ;

ASAI, S ;

MOCK, MS .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 1978, 25 (07) :825-832

[9] LOW-LEVEL AVALANCHE MULTIPLICATION IN IGFETS [J].

TROUTMAN, RR .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 1976, 23 (04) :419-425

[10]

TROUTMAN RR, 1979, IEEE T ELECTRON DEV, V26, P467

← 1 2 →